modem_clock.c 18 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446
  1. /*
  2. * SPDX-FileCopyrightText: 2022-2023 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #include <stdint.h>
  7. #include <stdlib.h>
  8. #include <esp_types.h>
  9. #include "sdkconfig.h"
  10. #include "esp_attr.h"
  11. #include "soc/soc.h"
  12. #include "soc/soc_caps.h"
  13. #include "freertos/FreeRTOS.h"
  14. #include "hal/clk_gate_ll.h"
  15. #include "esp_private/esp_modem_clock.h"
  16. #include "esp_private/esp_pmu.h"
  17. #include "esp_sleep.h"
  18. #include "hal/efuse_hal.h"
  19. // Please define the frequently called modules in the low bit,
  20. // which will improve the execution efficiency
  21. typedef enum {
  22. MODEM_CLOCK_MODEM_ADC_COMMON_FE,
  23. MODEM_CLOCK_MODEM_PRIVATE_FE,
  24. MODEM_CLOCK_COEXIST,
  25. MODEM_CLOCK_I2C_MASTER,
  26. #if SOC_WIFI_SUPPORTED
  27. MODEM_CLOCK_WIFI_MAC,
  28. MODEM_CLOCK_WIFI_BB,
  29. #endif
  30. MODEM_CLOCK_ETM,
  31. #if SOC_BT_SUPPORTED
  32. MODEM_CLOCK_BLE_MAC,
  33. MODEM_CLOCK_BLE_BB,
  34. #endif
  35. #if SOC_IEEE802154_SUPPORTED
  36. MODEM_CLOCK_802154_MAC,
  37. #endif
  38. MODEM_CLOCK_DATADUMP,
  39. MODEM_CLOCK_DEVICE_MAX
  40. } modem_clock_device_t;
  41. typedef struct modem_clock_context {
  42. modem_clock_hal_context_t *hal;
  43. portMUX_TYPE lock;
  44. struct {
  45. int16_t refs;
  46. uint16_t reserved; /* reserved for 4 bytes aligned */
  47. void (*configure)(struct modem_clock_context *, bool);
  48. } dev[MODEM_CLOCK_DEVICE_MAX];
  49. /* the low-power clock source for each module */
  50. modem_clock_lpclk_src_t lpclk_src[PERIPH_MODEM_MODULE_NUM];
  51. } modem_clock_context_t;
  52. #if SOC_WIFI_SUPPORTED
  53. static void IRAM_ATTR modem_clock_wifi_mac_configure(modem_clock_context_t *ctx, bool enable)
  54. {
  55. if (enable) {
  56. modem_syscon_ll_enable_wifi_apb_clock(ctx->hal->syscon_dev, enable);
  57. modem_syscon_ll_enable_wifi_mac_clock(ctx->hal->syscon_dev, enable);
  58. }
  59. }
  60. static void IRAM_ATTR modem_clock_wifi_bb_configure(modem_clock_context_t *ctx, bool enable)
  61. {
  62. if (enable) {
  63. modem_syscon_ll_clk_wifibb_configure(ctx->hal->syscon_dev, enable);
  64. }
  65. }
  66. #endif // SOC_WIFI_SUPPORTED
  67. #if SOC_BT_SUPPORTED
  68. static void IRAM_ATTR modem_clock_ble_mac_configure(modem_clock_context_t *ctx, bool enable)
  69. {
  70. modem_syscon_ll_enable_modem_sec_clock(ctx->hal->syscon_dev, enable);
  71. modem_syscon_ll_enable_ble_timer_clock(ctx->hal->syscon_dev, enable);
  72. }
  73. static void IRAM_ATTR modem_clock_ble_bb_configure(modem_clock_context_t *ctx, bool enable)
  74. {
  75. modem_syscon_ll_enable_bt_apb_clock(ctx->hal->syscon_dev, enable);
  76. modem_syscon_ll_enable_bt_clock(ctx->hal->syscon_dev, enable);
  77. }
  78. #endif // SOC_BT_SUPPORTED
  79. #if SOC_IEEE802154_SUPPORTED
  80. static void IRAM_ATTR modem_clock_ieee802154_mac_configure(modem_clock_context_t *ctx, bool enable)
  81. {
  82. modem_syscon_ll_enable_ieee802154_apb_clock(ctx->hal->syscon_dev, enable);
  83. modem_syscon_ll_enable_ieee802154_mac_clock(ctx->hal->syscon_dev, enable);
  84. }
  85. #endif // SOC_IEEE802154_SUPPORTED
  86. static void IRAM_ATTR modem_clock_coex_configure(modem_clock_context_t *ctx, bool enable)
  87. {
  88. modem_lpcon_ll_enable_coex_clock(ctx->hal->lpcon_dev, enable);
  89. }
  90. static void IRAM_ATTR modem_clock_modem_adc_common_fe_configure(modem_clock_context_t *ctx, bool enable)
  91. {
  92. modem_clock_hal_enable_modem_adc_common_fe_clock(ctx->hal, enable);
  93. }
  94. static void IRAM_ATTR modem_clock_modem_private_fe_configure(modem_clock_context_t *ctx, bool enable)
  95. {
  96. modem_clock_hal_enable_modem_private_fe_clock(ctx->hal, enable);
  97. }
  98. static void IRAM_ATTR modem_clock_i2c_master_configure(modem_clock_context_t *ctx, bool enable)
  99. {
  100. modem_lpcon_ll_enable_i2c_master_clock(ctx->hal->lpcon_dev, enable);
  101. }
  102. static void IRAM_ATTR modem_clock_etm_configure(modem_clock_context_t *ctx, bool enable)
  103. {
  104. modem_syscon_ll_enable_etm_clock(ctx->hal->syscon_dev, enable);
  105. }
  106. static void IRAM_ATTR modem_clock_data_dump_configure(modem_clock_context_t *ctx, bool enable)
  107. {
  108. modem_syscon_ll_enable_data_dump_clock(ctx->hal->syscon_dev, enable);
  109. modem_syscon_ll_enable_data_dump_mux_clock(ctx->hal->syscon_dev, enable);
  110. }
  111. modem_clock_context_t * __attribute__((weak)) IRAM_ATTR MODEM_CLOCK_instance(void)
  112. {
  113. /* It should be explicitly defined in the internal RAM */
  114. static DRAM_ATTR modem_clock_hal_context_t modem_clock_hal = { .syscon_dev = &MODEM_SYSCON, .lpcon_dev = &MODEM_LPCON };
  115. static DRAM_ATTR modem_clock_context_t modem_clock_context = {
  116. .hal = &modem_clock_hal, .lock = portMUX_INITIALIZER_UNLOCKED,
  117. .dev = {
  118. [MODEM_CLOCK_MODEM_ADC_COMMON_FE] = { .refs = 0, .configure = modem_clock_modem_adc_common_fe_configure },
  119. [MODEM_CLOCK_MODEM_PRIVATE_FE] = { .refs = 0, .configure = modem_clock_modem_private_fe_configure },
  120. [MODEM_CLOCK_COEXIST] = { .refs = 0, .configure = modem_clock_coex_configure },
  121. [MODEM_CLOCK_I2C_MASTER] = { .refs = 0, .configure = modem_clock_i2c_master_configure },
  122. #if SOC_WIFI_SUPPORTED
  123. [MODEM_CLOCK_WIFI_MAC] = { .refs = 0, .configure = modem_clock_wifi_mac_configure },
  124. [MODEM_CLOCK_WIFI_BB] = { .refs = 0, .configure = modem_clock_wifi_bb_configure },
  125. #endif
  126. [MODEM_CLOCK_ETM] = { .refs = 0, .configure = modem_clock_etm_configure },
  127. #if SOC_BT_SUPPORTED
  128. [MODEM_CLOCK_BLE_MAC] = { .refs = 0, .configure = modem_clock_ble_mac_configure },
  129. [MODEM_CLOCK_BLE_BB] = { .refs = 0, .configure = modem_clock_ble_bb_configure },
  130. #endif
  131. #if SOC_IEEE802154_SUPPORTED
  132. [MODEM_CLOCK_802154_MAC] = { .refs = 0, .configure = modem_clock_ieee802154_mac_configure },
  133. #endif
  134. [MODEM_CLOCK_DATADUMP] = { .refs = 0, .configure = modem_clock_data_dump_configure }
  135. },
  136. .lpclk_src = { [0 ... PERIPH_MODEM_MODULE_NUM - 1] = MODEM_CLOCK_LPCLK_SRC_INVALID }
  137. };
  138. return &modem_clock_context;
  139. }
  140. #if SOC_PM_SUPPORT_PMU_MODEM_STATE
  141. static void IRAM_ATTR modem_clock_domain_power_state_icg_map_init(modem_clock_context_t *ctx)
  142. {
  143. #define ICG_NOGATING_SLEEP (BIT(PMU_HP_ICG_MODEM_CODE_SLEEP))
  144. #define ICG_NOGATING_MODEM (BIT(PMU_HP_ICG_MODEM_CODE_MODEM))
  145. #define ICG_NOGATING_ACTIVE (BIT(PMU_HP_ICG_MODEM_CODE_ACTIVE))
  146. /* the ICG code's bit 0, 1 and 2 indicates the ICG state
  147. * of pmu SLEEP, MODEM and ACTIVE mode respectively */
  148. const uint32_t code[MODEM_CLOCK_DOMAIN_MAX] = {
  149. [MODEM_CLOCK_DOMAIN_MODEM_APB] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  150. [MODEM_CLOCK_DOMAIN_MODEM_PERIPH] = ICG_NOGATING_ACTIVE,
  151. [MODEM_CLOCK_DOMAIN_WIFI] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  152. [MODEM_CLOCK_DOMAIN_BT] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  153. [MODEM_CLOCK_DOMAIN_MODEM_PRIVATE_FE] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  154. [MODEM_CLOCK_DOMAIN_IEEE802154] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  155. [MODEM_CLOCK_DOMAIN_LP_APB] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  156. [MODEM_CLOCK_DOMAIN_I2C_MASTER] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  157. [MODEM_CLOCK_DOMAIN_COEX] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  158. [MODEM_CLOCK_DOMAIN_WIFIPWR] = ICG_NOGATING_ACTIVE | ICG_NOGATING_MODEM,
  159. };
  160. for (modem_clock_domain_t domain = MODEM_CLOCK_DOMAIN_MODEM_APB; domain < MODEM_CLOCK_DOMAIN_MAX; domain++) {
  161. modem_clock_hal_set_clock_domain_icg_bitmap(ctx->hal, domain, code[domain]);
  162. }
  163. }
  164. void modem_clock_domain_pmu_state_icg_map_init(void)
  165. {
  166. modem_clock_domain_power_state_icg_map_init(MODEM_CLOCK_instance());
  167. }
  168. esp_err_t modem_clock_domain_clk_gate_enable(modem_clock_domain_t domain, pmu_hp_icg_modem_mode_t mode)
  169. {
  170. if (domain >= MODEM_CLOCK_DOMAIN_MAX || domain < MODEM_CLOCK_DOMAIN_MODEM_APB) {
  171. return ESP_ERR_INVALID_ARG;
  172. }
  173. if (mode > PMU_HP_ICG_MODEM_CODE_ACTIVE || mode < PMU_HP_ICG_MODEM_CODE_SLEEP) {
  174. return ESP_ERR_INVALID_ARG;
  175. }
  176. portENTER_CRITICAL_SAFE(&MODEM_CLOCK_instance()->lock);
  177. uint32_t code = modem_clock_hal_get_clock_domain_icg_bitmap(MODEM_CLOCK_instance()->hal, domain);
  178. modem_clock_hal_set_clock_domain_icg_bitmap(MODEM_CLOCK_instance()->hal, domain, (code & ~BIT(mode)));
  179. portEXIT_CRITICAL_SAFE(&MODEM_CLOCK_instance()->lock);
  180. return ESP_OK;
  181. }
  182. esp_err_t modem_clock_domain_clk_gate_disable(modem_clock_domain_t domain, pmu_hp_icg_modem_mode_t mode)
  183. {
  184. if (domain >= MODEM_CLOCK_DOMAIN_MAX || domain < MODEM_CLOCK_DOMAIN_MODEM_APB) {
  185. return ESP_ERR_INVALID_ARG;
  186. }
  187. if (mode > PMU_HP_ICG_MODEM_CODE_ACTIVE || mode < PMU_HP_ICG_MODEM_CODE_SLEEP) {
  188. return ESP_ERR_INVALID_ARG;
  189. }
  190. portENTER_CRITICAL_SAFE(&MODEM_CLOCK_instance()->lock);
  191. uint32_t code = modem_clock_hal_get_clock_domain_icg_bitmap(MODEM_CLOCK_instance()->hal, domain);
  192. modem_clock_hal_set_clock_domain_icg_bitmap(MODEM_CLOCK_instance()->hal, domain, (code | BIT(mode)));
  193. portEXIT_CRITICAL_SAFE(&MODEM_CLOCK_instance()->lock);
  194. return ESP_OK;
  195. }
  196. #endif // #if SOC_PM_SUPPORT_PMU_MODEM_STATE
  197. static void IRAM_ATTR modem_clock_device_enable(modem_clock_context_t *ctx, uint32_t dev_map)
  198. {
  199. int16_t refs = 0;
  200. portENTER_CRITICAL_SAFE(&ctx->lock);
  201. for (int i = 0; dev_map; dev_map >>= 1, i++) {
  202. if (dev_map & BIT(0)) {
  203. refs = ctx->dev[i].refs++;
  204. if (refs == 0) {
  205. (*ctx->dev[i].configure)(ctx, true);
  206. }
  207. }
  208. }
  209. portEXIT_CRITICAL_SAFE(&ctx->lock);
  210. assert(refs >= 0);
  211. }
  212. static void IRAM_ATTR modem_clock_device_disable(modem_clock_context_t *ctx, uint32_t dev_map)
  213. {
  214. int16_t refs = 0;
  215. portENTER_CRITICAL_SAFE(&ctx->lock);
  216. for (int i = 0; dev_map; dev_map >>= 1, i++) {
  217. if (dev_map & BIT(0)) {
  218. refs = --ctx->dev[i].refs;
  219. if (refs == 0) {
  220. (*ctx->dev[i].configure)(ctx, false);
  221. }
  222. }
  223. }
  224. portEXIT_CRITICAL_SAFE(&ctx->lock);
  225. assert(refs >= 0);
  226. }
  227. void IRAM_ATTR modem_clock_module_mac_reset(periph_module_t module)
  228. {
  229. modem_clock_context_t *ctx = MODEM_CLOCK_instance();
  230. portENTER_CRITICAL_SAFE(&ctx->lock);
  231. switch (module)
  232. {
  233. #if SOC_WIFI_SUPPORTED
  234. case PERIPH_WIFI_MODULE:
  235. modem_syscon_ll_reset_wifimac(ctx->hal->syscon_dev);
  236. break;
  237. #endif
  238. #if SOC_BT_SUPPORTED
  239. case PERIPH_BT_MODULE:
  240. modem_syscon_ll_reset_btmac(ctx->hal->syscon_dev);
  241. modem_syscon_ll_reset_btmac_apb(ctx->hal->syscon_dev);
  242. modem_syscon_ll_reset_ble_timer(ctx->hal->syscon_dev);
  243. modem_syscon_ll_reset_modem_sec(ctx->hal->syscon_dev);
  244. break;
  245. #endif
  246. #if SOC_IEEE802154_SUPPORTED
  247. case PERIPH_IEEE802154_MODULE:
  248. modem_syscon_ll_reset_zbmac(ctx->hal->syscon_dev);
  249. break;
  250. default:
  251. #endif
  252. assert(0);
  253. }
  254. portEXIT_CRITICAL_SAFE(&ctx->lock);
  255. }
  256. #define WIFI_CLOCK_DEPS (BIT(MODEM_CLOCK_WIFI_MAC) | BIT(MODEM_CLOCK_WIFI_BB) | BIT(MODEM_CLOCK_COEXIST))
  257. #define BLE_CLOCK_DEPS (BIT(MODEM_CLOCK_BLE_MAC) | BIT(MODEM_CLOCK_BLE_BB) | BIT(MODEM_CLOCK_ETM) | BIT(MODEM_CLOCK_COEXIST))
  258. #define IEEE802154_CLOCK_DEPS (BIT(MODEM_CLOCK_802154_MAC) | BIT(MODEM_CLOCK_BLE_BB) | BIT(MODEM_CLOCK_ETM) | BIT(MODEM_CLOCK_COEXIST))
  259. #define COEXIST_CLOCK_DEPS (BIT(MODEM_CLOCK_COEXIST))
  260. #define PHY_CLOCK_DEPS (BIT(MODEM_CLOCK_I2C_MASTER) | BIT(MODEM_CLOCK_MODEM_ADC_COMMON_FE) | BIT(MODEM_CLOCK_MODEM_PRIVATE_FE))
  261. #define I2C_ANA_MST_CLOCK_DEPS (BIT(MODEM_CLOCK_I2C_MASTER))
  262. #define MODEM_ETM_CLOCK_DEPS (BIT(MODEM_CLOCK_ETM))
  263. #define MODEM_ADC_COMMON_FE_CLOCK_DEPS (BIT(MODEM_CLOCK_MODEM_ADC_COMMON_FE))
  264. static IRAM_ATTR uint32_t modem_clock_get_module_deps(periph_module_t module)
  265. {
  266. uint32_t deps = 0;
  267. switch (module) {
  268. case PERIPH_ANA_I2C_MASTER_MODULE: deps = I2C_ANA_MST_CLOCK_DEPS; break;
  269. case PERIPH_PHY_MODULE: deps = PHY_CLOCK_DEPS; break;
  270. case PERIPH_MODEM_ADC_COMMON_FE_MODULE: deps = MODEM_ADC_COMMON_FE_CLOCK_DEPS; break;
  271. #if SOC_WIFI_SUPPORTED || SOC_BT_SUPPORTED || SOC_IEEE802154_SUPPORTED
  272. case PERIPH_COEX_MODULE: deps = COEXIST_CLOCK_DEPS; break;
  273. #endif
  274. #if SOC_WIFI_SUPPORTED
  275. case PERIPH_WIFI_MODULE: deps = WIFI_CLOCK_DEPS; break;
  276. #endif
  277. #if SOC_BT_SUPPORTED
  278. case PERIPH_BT_MODULE: deps = BLE_CLOCK_DEPS; break;
  279. #endif
  280. #if SOC_IEEE802154_SUPPORTED
  281. case PERIPH_IEEE802154_MODULE: deps = IEEE802154_CLOCK_DEPS; break;
  282. #endif
  283. #if SOC_BT_SUPPORTED || SOC_IEEE802154_SUPPORTED
  284. case PERIPH_MODEM_ETM_MODULE: deps = MODEM_ETM_CLOCK_DEPS; break;
  285. #endif
  286. default:
  287. assert(0);
  288. }
  289. return deps;
  290. }
  291. void IRAM_ATTR modem_clock_module_enable(periph_module_t module)
  292. {
  293. assert(IS_MODEM_MODULE(module));
  294. uint32_t deps = modem_clock_get_module_deps(module);
  295. modem_clock_device_enable(MODEM_CLOCK_instance(), deps);
  296. }
  297. void IRAM_ATTR modem_clock_module_disable(periph_module_t module)
  298. {
  299. assert(IS_MODEM_MODULE(module));
  300. uint32_t deps = modem_clock_get_module_deps(module);
  301. modem_clock_device_disable(MODEM_CLOCK_instance(), deps);
  302. }
  303. void modem_clock_select_lp_clock_source(periph_module_t module, modem_clock_lpclk_src_t src, uint32_t divider)
  304. {
  305. assert(IS_MODEM_MODULE(module));
  306. portENTER_CRITICAL_SAFE(&MODEM_CLOCK_instance()->lock);
  307. switch (module)
  308. {
  309. #if SOC_WIFI_SUPPORTED
  310. case PERIPH_WIFI_MODULE:
  311. modem_clock_hal_deselect_all_wifi_lpclk_source(MODEM_CLOCK_instance()->hal);
  312. modem_clock_hal_select_wifi_lpclk_source(MODEM_CLOCK_instance()->hal, src);
  313. modem_lpcon_ll_set_wifi_lpclk_divisor_value(MODEM_CLOCK_instance()->hal->lpcon_dev, divider);
  314. modem_clock_hal_enable_wifipwr_clock(MODEM_CLOCK_instance()->hal, true);
  315. break;
  316. #endif // SOC_WIFI_SUPPORTED
  317. #if SOC_BT_SUPPORTED
  318. case PERIPH_BT_MODULE:
  319. modem_clock_hal_deselect_all_ble_rtc_timer_lpclk_source(MODEM_CLOCK_instance()->hal);
  320. modem_clock_hal_select_ble_rtc_timer_lpclk_source(MODEM_CLOCK_instance()->hal, src);
  321. modem_clock_hal_set_ble_rtc_timer_divisor_value(MODEM_CLOCK_instance()->hal, divider);
  322. modem_clock_hal_enable_ble_rtc_timer_clock(MODEM_CLOCK_instance()->hal, true);
  323. #if SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND
  324. if (efuse_hal_chip_revision() != 0) {
  325. if (src == MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL) {
  326. pmu_sleep_enable_hp_sleep_sysclk(true);
  327. }
  328. modem_clock_hal_enable_wifipwr_clock(MODEM_CLOCK_instance()->hal, true);
  329. modem_clock_domain_clk_gate_disable(MODEM_CLOCK_DOMAIN_WIFIPWR, PMU_HP_ICG_MODEM_CODE_SLEEP);
  330. }
  331. #endif
  332. break;
  333. #endif // SOC_BT_SUPPORTED
  334. case PERIPH_COEX_MODULE:
  335. modem_clock_hal_deselect_all_coex_lpclk_source(MODEM_CLOCK_instance()->hal);
  336. modem_clock_hal_select_coex_lpclk_source(MODEM_CLOCK_instance()->hal, src);
  337. modem_lpcon_ll_set_coex_lpclk_divisor_value(MODEM_CLOCK_instance()->hal->lpcon_dev, divider);
  338. // modem_lpcon_ll_enable_coex_clock(MODEM_CLOCK_instance()->hal->lpcon_dev, true); // TODO: IDF-5727
  339. break;
  340. default:
  341. break;
  342. }
  343. modem_clock_lpclk_src_t last_src = MODEM_CLOCK_instance()->lpclk_src[module - PERIPH_MODEM_MODULE_MIN];
  344. MODEM_CLOCK_instance()->lpclk_src[module - PERIPH_MODEM_MODULE_MIN] = src;
  345. portEXIT_CRITICAL_SAFE(&MODEM_CLOCK_instance()->lock);
  346. /* The power domain of the low-power clock source required by the modem
  347. * module remains powered on during sleep */
  348. esp_sleep_pd_domain_t pd_domain = (esp_sleep_pd_domain_t) ( \
  349. (last_src == MODEM_CLOCK_LPCLK_SRC_RC_FAST) ? ESP_PD_DOMAIN_RC_FAST \
  350. : (last_src == MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL) ? ESP_PD_DOMAIN_XTAL \
  351. : (last_src == MODEM_CLOCK_LPCLK_SRC_RC32K) ? ESP_PD_DOMAIN_RC32K \
  352. : (last_src == MODEM_CLOCK_LPCLK_SRC_XTAL32K) ? ESP_PD_DOMAIN_XTAL32K \
  353. : ESP_PD_DOMAIN_MAX);
  354. esp_sleep_pd_domain_t pu_domain = (esp_sleep_pd_domain_t) ( \
  355. (src == MODEM_CLOCK_LPCLK_SRC_RC_FAST) ? ESP_PD_DOMAIN_RC_FAST \
  356. : (src == MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL) ? ESP_PD_DOMAIN_XTAL \
  357. : (src == MODEM_CLOCK_LPCLK_SRC_RC32K) ? ESP_PD_DOMAIN_RC32K \
  358. : (src == MODEM_CLOCK_LPCLK_SRC_XTAL32K) ? ESP_PD_DOMAIN_XTAL32K \
  359. : ESP_PD_DOMAIN_MAX);
  360. esp_sleep_pd_config(pd_domain, ESP_PD_OPTION_OFF);
  361. esp_sleep_pd_config(pu_domain, ESP_PD_OPTION_ON);
  362. }
  363. void modem_clock_deselect_lp_clock_source(periph_module_t module)
  364. {
  365. assert(IS_MODEM_MODULE(module));
  366. portENTER_CRITICAL_SAFE(&MODEM_CLOCK_instance()->lock);
  367. modem_clock_lpclk_src_t last_src = MODEM_CLOCK_instance()->lpclk_src[module - PERIPH_MODEM_MODULE_MIN];
  368. MODEM_CLOCK_instance()->lpclk_src[module - PERIPH_MODEM_MODULE_MIN] = MODEM_CLOCK_LPCLK_SRC_INVALID;
  369. switch (module)
  370. {
  371. #if SOC_WIFI_SUPPORTED
  372. case PERIPH_WIFI_MODULE:
  373. modem_clock_hal_deselect_all_wifi_lpclk_source(MODEM_CLOCK_instance()->hal);
  374. modem_clock_hal_enable_wifipwr_clock(MODEM_CLOCK_instance()->hal, false);
  375. break;
  376. #endif // SOC_WIFI_SUPPORTED
  377. #if SOC_BT_SUPPORTED
  378. case PERIPH_BT_MODULE:
  379. modem_clock_hal_deselect_all_ble_rtc_timer_lpclk_source(MODEM_CLOCK_instance()->hal);
  380. modem_clock_hal_enable_ble_rtc_timer_clock(MODEM_CLOCK_instance()->hal, false);
  381. #if SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND
  382. if (efuse_hal_chip_revision() != 0) {
  383. if (last_src == MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL) {
  384. pmu_sleep_enable_hp_sleep_sysclk(false);
  385. }
  386. modem_clock_hal_enable_wifipwr_clock(MODEM_CLOCK_instance()->hal, false);
  387. modem_clock_domain_clk_gate_enable(MODEM_CLOCK_DOMAIN_WIFI, PMU_HP_ICG_MODEM_CODE_SLEEP);
  388. }
  389. #endif
  390. break;
  391. #endif // SOC_BT_SUPPORTED
  392. case PERIPH_COEX_MODULE:
  393. modem_clock_hal_deselect_all_coex_lpclk_source(MODEM_CLOCK_instance()->hal);
  394. // modem_lpcon_ll_enable_coex_clock(MODEM_CLOCK_instance()->hal->lpcon_dev, false); // TODO: IDF-5727
  395. break;
  396. default:
  397. break;
  398. }
  399. portEXIT_CRITICAL_SAFE(&MODEM_CLOCK_instance()->lock);
  400. esp_sleep_pd_domain_t pd_domain = (esp_sleep_pd_domain_t) ( \
  401. (last_src == MODEM_CLOCK_LPCLK_SRC_RC_FAST) ? ESP_PD_DOMAIN_RC_FAST \
  402. : (last_src == MODEM_CLOCK_LPCLK_SRC_MAIN_XTAL) ? ESP_PD_DOMAIN_XTAL \
  403. : (last_src == MODEM_CLOCK_LPCLK_SRC_RC32K) ? ESP_PD_DOMAIN_RC32K \
  404. : (last_src == MODEM_CLOCK_LPCLK_SRC_XTAL32K) ? ESP_PD_DOMAIN_XTAL32K \
  405. : ESP_PD_DOMAIN_MAX);
  406. esp_sleep_pd_config(pd_domain, ESP_PD_OPTION_OFF);
  407. }