interrupts.c 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /*
  2. * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #include "soc/interrupts.h"
  7. const char * const esp_isr_names[ETS_MAX_INTR_SOURCE] = {
  8. [0] = "WIFI_MAC",
  9. [1] = "WIFI_NMI",
  10. [2] = "WIFI_PWR",
  11. [3] = "WIFI_BB",
  12. [4] = "BT_MAC",
  13. [5] = "BT_BB",
  14. [6] = "BT_BB_NMI",
  15. [7] = "RWBT",
  16. [8] = "RWBLE",
  17. [9] = "RWBT_NMI",
  18. [10] = "RWBLE_NMI",
  19. [11] = "SLC0",
  20. [12] = "SLC1",
  21. [13] = "UHCI0",
  22. [14] = "UHCI1",
  23. [15] = "TG0_T0_LEVEL",
  24. [16] = "TG0_T1_LEVEL",
  25. [17] = "TG0_WDT_LEVEL",
  26. [18] = "TG0_LACT_LEVEL",
  27. [19] = "TG1_T0_LEVEL",
  28. [20] = "TG1_T1_LEVEL",
  29. [21] = "TG1_WDT_LEVEL",
  30. [22] = "TG1_LACT_LEVEL",
  31. [23] = "GPIO",
  32. [24] = "GPIO_NMI",
  33. [25] = "GPIO_INTR_2",
  34. [26] = "GPIO_NMI_2",
  35. [27] = "DEDICATED_GPIO",
  36. [28] = "FROM_CPU_INTR0",
  37. [29] = "FROM_CPU_INTR1",
  38. [30] = "FROM_CPU_INTR2",
  39. [31] = "FROM_CPU_INTR3",
  40. [32] = "SPI1",
  41. [33] = "SPI2",
  42. [34] = "SPI3",
  43. [35] = "I2S0",
  44. [36] = "I2S1",
  45. [37] = "UART0",
  46. [38] = "UART1",
  47. [39] = "UART2",
  48. [40] = "SDIO_HOST",
  49. [41] = "PWM0",
  50. [42] = "PWM1",
  51. [43] = "PWM2",
  52. [44] = "PWM3",
  53. [45] = "LEDC",
  54. [46] = "EFUSE",
  55. [47] = "TWAI",
  56. [48] = "USB",
  57. [49] = "RTC_CORE",
  58. [50] = "RMT",
  59. [51] = "PCNT",
  60. [52] = "I2C_EXT0",
  61. [53] = "I2C_EXT1",
  62. [54] = "RSA",
  63. [55] = "SHA",
  64. [56] = "AES",
  65. [57] = "SPI2_DMA",
  66. [58] = "SPI3_DMA",
  67. [59] = "WDT",
  68. [60] = "TIMER1",
  69. [61] = "TIMER2",
  70. [62] = "TG0_T0_EDGE",
  71. [63] = "TG0_T1_EDGE",
  72. [64] = "TG0_WDT_EDGE",
  73. [65] = "TG0_LACT_EDGE",
  74. [66] = "TG1_T0_EDGE",
  75. [67] = "TG1_T1_EDGE",
  76. [68] = "TG1_WDT_EDGE",
  77. [69] = "TG1_LACT_EDGE",
  78. [70] = "CACHE_IA",
  79. [71] = "SYSTIMER_TARGET0",
  80. [72] = "SYSTIMER_TARGET1",
  81. [73] = "SYSTIMER_TARGET2",
  82. [74] = "ASSIST_DEBUG",
  83. [75] = "PMS_PRO_IRAM0_ILG",
  84. [76] = "PMS_PRO_DRAM0_ILG",
  85. [77] = "PMS_PRO_DPORT_ILG",
  86. [78] = "PMS_PRO_AHB_ILG",
  87. [79] = "PMS_PRO_CACHE_ILG",
  88. [80] = "PMS_DMA_APB_I_ILG",
  89. [81] = "PMS_DMA_RX_I_ILG",
  90. [82] = "PMS_DMA_TX_I_ILG",
  91. [83] = "SPI0_REJECT_CACHE",
  92. [84] = "DMA_COPY",
  93. [85] = "SPI4_DMA",
  94. [86] = "SPI4",
  95. [87] = "ICACHE_PRELOAD",
  96. [88] = "DCACHE_PRELOAD",
  97. [89] = "APB_ADC",
  98. [90] = "CRYPTO_DMA",
  99. [91] = "CPU_PERI_ERR",
  100. [92] = "APB_PERI_ERR",
  101. [93] = "DCACHE_SYNC",
  102. [94] = "ICACHE_SYNC",
  103. };