modem_syscon_reg.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290
  1. /**
  2. * SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #pragma once
  7. #include <stdint.h>
  8. #include "modem/reg_base.h"
  9. #ifdef __cplusplus
  10. extern "C" {
  11. #endif
  12. #define MODEM_SYSCON_TEST_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x0)
  13. /* MODEM_SYSCON_CLK_EN : R/W; bitpos: [0]; default: 0; */
  14. /* description: .*/
  15. #define MODEM_SYSCON_CLK_EN (BIT(0))
  16. #define MODEM_SYSCON_CLK_EN_M (MODEM_SYSCON_CLK_EN_V << MODEM_SYSCON_CLK_EN_S)
  17. #define MODEM_SYSCON_CLK_EN_V 0x00000001U
  18. #define MODEM_SYSCON_CLK_EN_S 0
  19. #define MODEM_SYSCON_CLK_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x4)
  20. /* MODEM_SYSCON_CLK_ETM_EN : R/W; bitpos: [21]; default: 0; */
  21. /* description: .*/
  22. #define MODEM_SYSCON_CLK_ETM_EN (BIT(21))
  23. #define MODEM_SYSCON_CLK_ETM_EN_M (MODEM_SYSCON_CLK_ETM_EN_V << MODEM_SYSCON_CLK_ETM_EN_S)
  24. #define MODEM_SYSCON_CLK_ETM_EN_V 0x00000001U
  25. #define MODEM_SYSCON_CLK_ETM_EN_S 21
  26. /* MODEM_SYSCON_CLK_ZB_APB_EN : R/W; bitpos: [22]; default: 0; */
  27. /* description: .*/
  28. #define MODEM_SYSCON_CLK_ZB_APB_EN (BIT(22))
  29. #define MODEM_SYSCON_CLK_ZB_APB_EN_M (MODEM_SYSCON_CLK_ZB_APB_EN_V << MODEM_SYSCON_CLK_ZB_APB_EN_S)
  30. #define MODEM_SYSCON_CLK_ZB_APB_EN_V 0x00000001U
  31. #define MODEM_SYSCON_CLK_ZB_APB_EN_S 22
  32. /* MODEM_SYSCON_CLK_ZB_MAC_EN : R/W; bitpos: [23]; default: 0; */
  33. /* description: .*/
  34. #define MODEM_SYSCON_CLK_ZB_MAC_EN (BIT(23))
  35. #define MODEM_SYSCON_CLK_ZB_MAC_EN_M (MODEM_SYSCON_CLK_ZB_MAC_EN_V << MODEM_SYSCON_CLK_ZB_MAC_EN_S)
  36. #define MODEM_SYSCON_CLK_ZB_MAC_EN_V 0x00000001U
  37. #define MODEM_SYSCON_CLK_ZB_MAC_EN_S 23
  38. /* MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN : R/W; bitpos: [24]; default: 0; */
  39. /* description: .*/
  40. #define MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN (BIT(24))
  41. #define MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_S)
  42. #define MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_V 0x00000001U
  43. #define MODEM_SYSCON_CLK_MODEM_SEC_ECB_EN_S 24
  44. /* MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN : R/W; bitpos: [25]; default: 0; */
  45. /* description: .*/
  46. #define MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN (BIT(25))
  47. #define MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_S)
  48. #define MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_V 0x00000001U
  49. #define MODEM_SYSCON_CLK_MODEM_SEC_CCM_EN_S 25
  50. /* MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN : R/W; bitpos: [26]; default: 0; */
  51. /* description: .*/
  52. #define MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN (BIT(26))
  53. #define MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_S)
  54. #define MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_V 0x00000001U
  55. #define MODEM_SYSCON_CLK_MODEM_SEC_BAH_EN_S 26
  56. /* MODEM_SYSCON_CLK_MODEM_SEC_APB_EN : R/W; bitpos: [27]; default: 0; */
  57. /* description: .*/
  58. #define MODEM_SYSCON_CLK_MODEM_SEC_APB_EN (BIT(27))
  59. #define MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_S)
  60. #define MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_V 0x00000001U
  61. #define MODEM_SYSCON_CLK_MODEM_SEC_APB_EN_S 27
  62. /* MODEM_SYSCON_CLK_MODEM_SEC_EN : R/W; bitpos: [28]; default: 0; */
  63. /* description: .*/
  64. #define MODEM_SYSCON_CLK_MODEM_SEC_EN (BIT(28))
  65. #define MODEM_SYSCON_CLK_MODEM_SEC_EN_M (MODEM_SYSCON_CLK_MODEM_SEC_EN_V << MODEM_SYSCON_CLK_MODEM_SEC_EN_S)
  66. #define MODEM_SYSCON_CLK_MODEM_SEC_EN_V 0x00000001U
  67. #define MODEM_SYSCON_CLK_MODEM_SEC_EN_S 28
  68. /* MODEM_SYSCON_CLK_BLE_TIMER_APB_EN : R/W; bitpos: [29]; default: 0; */
  69. /* description: .*/
  70. #define MODEM_SYSCON_CLK_BLE_TIMER_APB_EN (BIT(29))
  71. #define MODEM_SYSCON_CLK_BLE_TIMER_APB_EN_M (MODEM_SYSCON_CLK_BLE_TIMER_APB_EN_V << MODEM_SYSCON_CLK_BLE_TIMER_APB_EN_S)
  72. #define MODEM_SYSCON_CLK_BLE_TIMER_APB_EN_V 0x00000001U
  73. #define MODEM_SYSCON_CLK_BLE_TIMER_APB_EN_S 29
  74. /* MODEM_SYSCON_CLK_BLE_TIMER_EN : R/W; bitpos: [30]; default: 0; */
  75. /* description: .*/
  76. #define MODEM_SYSCON_CLK_BLE_TIMER_EN (BIT(30))
  77. #define MODEM_SYSCON_CLK_BLE_TIMER_EN_M (MODEM_SYSCON_CLK_BLE_TIMER_EN_V << MODEM_SYSCON_CLK_BLE_TIMER_EN_S)
  78. #define MODEM_SYSCON_CLK_BLE_TIMER_EN_V 0x00000001U
  79. #define MODEM_SYSCON_CLK_BLE_TIMER_EN_S 30
  80. /* MODEM_SYSCON_CLK_DATA_DUMP_EN : R/W; bitpos: [31]; default: 0; */
  81. /* description: .*/
  82. #define MODEM_SYSCON_CLK_DATA_DUMP_EN (BIT(31))
  83. #define MODEM_SYSCON_CLK_DATA_DUMP_EN_M (MODEM_SYSCON_CLK_DATA_DUMP_EN_V << MODEM_SYSCON_CLK_DATA_DUMP_EN_S)
  84. #define MODEM_SYSCON_CLK_DATA_DUMP_EN_V 0x00000001U
  85. #define MODEM_SYSCON_CLK_DATA_DUMP_EN_S 31
  86. #define MODEM_SYSCON_CLK_CONF_FORCE_ON_REG (DR_REG_MODEM_SYSCON_BASE + 0x8)
  87. /* MODEM_SYSCON_CLK_ETM_FO : R/W; bitpos: [22]; default: 0; */
  88. /* description: .*/
  89. #define MODEM_SYSCON_CLK_ETM_FO (BIT(22))
  90. #define MODEM_SYSCON_CLK_ETM_FO_M (MODEM_SYSCON_CLK_ETM_FO_V << MODEM_SYSCON_CLK_ETM_FO_S)
  91. #define MODEM_SYSCON_CLK_ETM_FO_V 0x00000001U
  92. #define MODEM_SYSCON_CLK_ETM_FO_S 22
  93. /* MODEM_SYSCON_CLK_ZB_FO : R/W; bitpos: [24]; default: 0; */
  94. /* description: .*/
  95. #define MODEM_SYSCON_CLK_ZB_FO (BIT(24))
  96. #define MODEM_SYSCON_CLK_ZB_FO_M (MODEM_SYSCON_CLK_ZB_FO_V << MODEM_SYSCON_CLK_ZB_FO_S)
  97. #define MODEM_SYSCON_CLK_ZB_FO_V 0x00000001U
  98. #define MODEM_SYSCON_CLK_ZB_FO_S 24
  99. /* MODEM_SYSCON_CLK_MODEM_SEC_FO : R/W; bitpos: [29]; default: 0; */
  100. /* description: .*/
  101. #define MODEM_SYSCON_CLK_MODEM_SEC_FO (BIT(29))
  102. #define MODEM_SYSCON_CLK_MODEM_SEC_FO_M (MODEM_SYSCON_CLK_MODEM_SEC_FO_V << MODEM_SYSCON_CLK_MODEM_SEC_FO_S)
  103. #define MODEM_SYSCON_CLK_MODEM_SEC_FO_V 0x00000001U
  104. #define MODEM_SYSCON_CLK_MODEM_SEC_FO_S 29
  105. /* MODEM_SYSCON_CLK_BLE_TIMER_FO : R/W; bitpos: [30]; default: 0; */
  106. /* description: .*/
  107. #define MODEM_SYSCON_CLK_BLE_TIMER_FO (BIT(30))
  108. #define MODEM_SYSCON_CLK_BLE_TIMER_FO_M (MODEM_SYSCON_CLK_BLE_TIMER_FO_V << MODEM_SYSCON_CLK_BLE_TIMER_FO_S)
  109. #define MODEM_SYSCON_CLK_BLE_TIMER_FO_V 0x00000001U
  110. #define MODEM_SYSCON_CLK_BLE_TIMER_FO_S 30
  111. /* MODEM_SYSCON_CLK_DATA_DUMP_FO : R/W; bitpos: [31]; default: 0; */
  112. /* description: .*/
  113. #define MODEM_SYSCON_CLK_DATA_DUMP_FO (BIT(31))
  114. #define MODEM_SYSCON_CLK_DATA_DUMP_FO_M (MODEM_SYSCON_CLK_DATA_DUMP_FO_V << MODEM_SYSCON_CLK_DATA_DUMP_FO_S)
  115. #define MODEM_SYSCON_CLK_DATA_DUMP_FO_V 0x00000001U
  116. #define MODEM_SYSCON_CLK_DATA_DUMP_FO_S 31
  117. #define MODEM_SYSCON_MODEM_RST_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0xc)
  118. /* MODEM_SYSCON_RST_FE : R/W; bitpos: [14]; default: 0; */
  119. /* description: .*/
  120. #define MODEM_SYSCON_RST_FE (BIT(14))
  121. #define MODEM_SYSCON_RST_FE_M (MODEM_SYSCON_RST_FE_V << MODEM_SYSCON_RST_FE_S)
  122. #define MODEM_SYSCON_RST_FE_V 0x00000001U
  123. #define MODEM_SYSCON_RST_FE_S 14
  124. /* MODEM_SYSCON_RST_BTMAC_APB : R/W; bitpos: [15]; default: 0; */
  125. /* description: .*/
  126. #define MODEM_SYSCON_RST_BTMAC_APB (BIT(15))
  127. #define MODEM_SYSCON_RST_BTMAC_APB_M (MODEM_SYSCON_RST_BTMAC_APB_V << MODEM_SYSCON_RST_BTMAC_APB_S)
  128. #define MODEM_SYSCON_RST_BTMAC_APB_V 0x00000001U
  129. #define MODEM_SYSCON_RST_BTMAC_APB_S 15
  130. /* MODEM_SYSCON_RST_BTMAC : R/W; bitpos: [16]; default: 0; */
  131. /* description: .*/
  132. #define MODEM_SYSCON_RST_BTMAC (BIT(16))
  133. #define MODEM_SYSCON_RST_BTMAC_M (MODEM_SYSCON_RST_BTMAC_V << MODEM_SYSCON_RST_BTMAC_S)
  134. #define MODEM_SYSCON_RST_BTMAC_V 0x00000001U
  135. #define MODEM_SYSCON_RST_BTMAC_S 16
  136. /* MODEM_SYSCON_RST_BTBB_APB : R/W; bitpos: [17]; default: 0; */
  137. /* description: .*/
  138. #define MODEM_SYSCON_RST_BTBB_APB (BIT(17))
  139. #define MODEM_SYSCON_RST_BTBB_APB_M (MODEM_SYSCON_RST_BTBB_APB_V << MODEM_SYSCON_RST_BTBB_APB_S)
  140. #define MODEM_SYSCON_RST_BTBB_APB_V 0x00000001U
  141. #define MODEM_SYSCON_RST_BTBB_APB_S 17
  142. /* MODEM_SYSCON_RST_BTBB : R/W; bitpos: [18]; default: 0; */
  143. /* description: .*/
  144. #define MODEM_SYSCON_RST_BTBB (BIT(18))
  145. #define MODEM_SYSCON_RST_BTBB_M (MODEM_SYSCON_RST_BTBB_V << MODEM_SYSCON_RST_BTBB_S)
  146. #define MODEM_SYSCON_RST_BTBB_V 0x00000001U
  147. #define MODEM_SYSCON_RST_BTBB_S 18
  148. /* MODEM_SYSCON_RST_ETM : R/W; bitpos: [22]; default: 0; */
  149. /* description: .*/
  150. #define MODEM_SYSCON_RST_ETM (BIT(22))
  151. #define MODEM_SYSCON_RST_ETM_M (MODEM_SYSCON_RST_ETM_V << MODEM_SYSCON_RST_ETM_S)
  152. #define MODEM_SYSCON_RST_ETM_V 0x00000001U
  153. #define MODEM_SYSCON_RST_ETM_S 22
  154. /* MODEM_SYSCON_RST_ZBMAC : R/W; bitpos: [24]; default: 0; */
  155. /* description: .*/
  156. #define MODEM_SYSCON_RST_ZBMAC (BIT(24))
  157. #define MODEM_SYSCON_RST_ZBMAC_M (MODEM_SYSCON_RST_ZBMAC_V << MODEM_SYSCON_RST_ZBMAC_S)
  158. #define MODEM_SYSCON_RST_ZBMAC_V 0x00000001U
  159. #define MODEM_SYSCON_RST_ZBMAC_S 24
  160. /* MODEM_SYSCON_RST_MODEM_ECB : R/W; bitpos: [25]; default: 0; */
  161. /* description: .*/
  162. #define MODEM_SYSCON_RST_MODEM_ECB (BIT(25))
  163. #define MODEM_SYSCON_RST_MODEM_ECB_M (MODEM_SYSCON_RST_MODEM_ECB_V << MODEM_SYSCON_RST_MODEM_ECB_S)
  164. #define MODEM_SYSCON_RST_MODEM_ECB_V 0x00000001U
  165. #define MODEM_SYSCON_RST_MODEM_ECB_S 25
  166. /* MODEM_SYSCON_RST_MODEM_CCM : R/W; bitpos: [26]; default: 0; */
  167. /* description: .*/
  168. #define MODEM_SYSCON_RST_MODEM_CCM (BIT(26))
  169. #define MODEM_SYSCON_RST_MODEM_CCM_M (MODEM_SYSCON_RST_MODEM_CCM_V << MODEM_SYSCON_RST_MODEM_CCM_S)
  170. #define MODEM_SYSCON_RST_MODEM_CCM_V 0x00000001U
  171. #define MODEM_SYSCON_RST_MODEM_CCM_S 26
  172. /* MODEM_SYSCON_RST_MODEM_BAH : R/W; bitpos: [27]; default: 0; */
  173. /* description: .*/
  174. #define MODEM_SYSCON_RST_MODEM_BAH (BIT(27))
  175. #define MODEM_SYSCON_RST_MODEM_BAH_M (MODEM_SYSCON_RST_MODEM_BAH_V << MODEM_SYSCON_RST_MODEM_BAH_S)
  176. #define MODEM_SYSCON_RST_MODEM_BAH_V 0x00000001U
  177. #define MODEM_SYSCON_RST_MODEM_BAH_S 27
  178. /* MODEM_SYSCON_RST_MODEM_SEC : R/W; bitpos: [29]; default: 0; */
  179. /* description: .*/
  180. #define MODEM_SYSCON_RST_MODEM_SEC (BIT(29))
  181. #define MODEM_SYSCON_RST_MODEM_SEC_M (MODEM_SYSCON_RST_MODEM_SEC_V << MODEM_SYSCON_RST_MODEM_SEC_S)
  182. #define MODEM_SYSCON_RST_MODEM_SEC_V 0x00000001U
  183. #define MODEM_SYSCON_RST_MODEM_SEC_S 29
  184. /* MODEM_SYSCON_RST_BLE_TIMER : R/W; bitpos: [30]; default: 0; */
  185. /* description: .*/
  186. #define MODEM_SYSCON_RST_BLE_TIMER (BIT(30))
  187. #define MODEM_SYSCON_RST_BLE_TIMER_M (MODEM_SYSCON_RST_BLE_TIMER_V << MODEM_SYSCON_RST_BLE_TIMER_S)
  188. #define MODEM_SYSCON_RST_BLE_TIMER_V 0x00000001U
  189. #define MODEM_SYSCON_RST_BLE_TIMER_S 30
  190. /* MODEM_SYSCON_RST_DATA_DUMP : R/W; bitpos: [31]; default: 0; */
  191. /* description: .*/
  192. #define MODEM_SYSCON_RST_DATA_DUMP (BIT(31))
  193. #define MODEM_SYSCON_RST_DATA_DUMP_M (MODEM_SYSCON_RST_DATA_DUMP_V << MODEM_SYSCON_RST_DATA_DUMP_S)
  194. #define MODEM_SYSCON_RST_DATA_DUMP_V 0x00000001U
  195. #define MODEM_SYSCON_RST_DATA_DUMP_S 31
  196. #define MODEM_SYSCON_CLK_CONF1_REG (DR_REG_MODEM_SYSCON_BASE + 0x10)
  197. /* MODEM_SYSCON_CLK_FE_16M_EN : R/W; bitpos: [12]; default: 0; */
  198. /* description: .*/
  199. #define MODEM_SYSCON_CLK_FE_16M_EN (BIT(12))
  200. #define MODEM_SYSCON_CLK_FE_16M_EN_M (MODEM_SYSCON_CLK_FE_16M_EN_V << MODEM_SYSCON_CLK_FE_16M_EN_S)
  201. #define MODEM_SYSCON_CLK_FE_16M_EN_V 0x00000001U
  202. #define MODEM_SYSCON_CLK_FE_16M_EN_S 12
  203. /* MODEM_SYSCON_CLK_FE_32M_EN : R/W; bitpos: [13]; default: 0; */
  204. /* description: .*/
  205. #define MODEM_SYSCON_CLK_FE_32M_EN (BIT(13))
  206. #define MODEM_SYSCON_CLK_FE_32M_EN_M (MODEM_SYSCON_CLK_FE_32M_EN_V << MODEM_SYSCON_CLK_FE_32M_EN_S)
  207. #define MODEM_SYSCON_CLK_FE_32M_EN_V 0x00000001U
  208. #define MODEM_SYSCON_CLK_FE_32M_EN_S 13
  209. /* MODEM_SYSCON_CLK_FE_SDM_EN : R/W; bitpos: [14]; default: 0; */
  210. /* description: .*/
  211. #define MODEM_SYSCON_CLK_FE_SDM_EN (BIT(14))
  212. #define MODEM_SYSCON_CLK_FE_SDM_EN_M (MODEM_SYSCON_CLK_FE_SDM_EN_V << MODEM_SYSCON_CLK_FE_SDM_EN_S)
  213. #define MODEM_SYSCON_CLK_FE_SDM_EN_V 0x00000001U
  214. #define MODEM_SYSCON_CLK_FE_SDM_EN_S 14
  215. /* MODEM_SYSCON_CLK_FE_ADC_EN : R/W; bitpos: [15]; default: 0; */
  216. /* description: .*/
  217. #define MODEM_SYSCON_CLK_FE_ADC_EN (BIT(15))
  218. #define MODEM_SYSCON_CLK_FE_ADC_EN_M (MODEM_SYSCON_CLK_FE_ADC_EN_V << MODEM_SYSCON_CLK_FE_ADC_EN_S)
  219. #define MODEM_SYSCON_CLK_FE_ADC_EN_V 0x00000001U
  220. #define MODEM_SYSCON_CLK_FE_ADC_EN_S 15
  221. /* MODEM_SYSCON_CLK_FE_APB_EN : R/W; bitpos: [16]; default: 0; */
  222. /* description: .*/
  223. #define MODEM_SYSCON_CLK_FE_APB_EN (BIT(16))
  224. #define MODEM_SYSCON_CLK_FE_APB_EN_M (MODEM_SYSCON_CLK_FE_APB_EN_V << MODEM_SYSCON_CLK_FE_APB_EN_S)
  225. #define MODEM_SYSCON_CLK_FE_APB_EN_V 0x00000001U
  226. #define MODEM_SYSCON_CLK_FE_APB_EN_S 16
  227. /* MODEM_SYSCON_CLK_BT_APB_EN : R/W; bitpos: [17]; default: 0; */
  228. /* description: .*/
  229. #define MODEM_SYSCON_CLK_BT_APB_EN (BIT(17))
  230. #define MODEM_SYSCON_CLK_BT_APB_EN_M (MODEM_SYSCON_CLK_BT_APB_EN_V << MODEM_SYSCON_CLK_BT_APB_EN_S)
  231. #define MODEM_SYSCON_CLK_BT_APB_EN_V 0x00000001U
  232. #define MODEM_SYSCON_CLK_BT_APB_EN_S 17
  233. /* MODEM_SYSCON_CLK_BT_EN : R/W; bitpos: [18]; default: 0; */
  234. /* description: .*/
  235. #define MODEM_SYSCON_CLK_BT_EN (BIT(18))
  236. #define MODEM_SYSCON_CLK_BT_EN_M (MODEM_SYSCON_CLK_BT_EN_V << MODEM_SYSCON_CLK_BT_EN_S)
  237. #define MODEM_SYSCON_CLK_BT_EN_V 0x00000001U
  238. #define MODEM_SYSCON_CLK_BT_EN_S 18
  239. #define MODEM_SYSCON_CLK_CONF1_FORCE_ON_REG (DR_REG_MODEM_SYSCON_BASE + 0x14)
  240. /* MODEM_SYSCON_CLK_FE_FO : R/W; bitpos: [16]; default: 0; */
  241. /* description: .*/
  242. #define MODEM_SYSCON_CLK_FE_FO (BIT(16))
  243. #define MODEM_SYSCON_CLK_FE_FO_M (MODEM_SYSCON_CLK_FE_FO_V << MODEM_SYSCON_CLK_FE_FO_S)
  244. #define MODEM_SYSCON_CLK_FE_FO_V 0x00000001U
  245. #define MODEM_SYSCON_CLK_FE_FO_S 16
  246. /* MODEM_SYSCON_CLK_BT_FO : R/W; bitpos: [18]; default: 0; */
  247. /* description: .*/
  248. #define MODEM_SYSCON_CLK_BT_FO (BIT(18))
  249. #define MODEM_SYSCON_CLK_BT_FO_M (MODEM_SYSCON_CLK_BT_FO_V << MODEM_SYSCON_CLK_BT_FO_S)
  250. #define MODEM_SYSCON_CLK_BT_FO_V 0x00000001U
  251. #define MODEM_SYSCON_CLK_BT_FO_S 18
  252. #define MODEM_SYSCON_MEM_CONF_REG (DR_REG_MODEM_SYSCON_BASE + 0x18)
  253. /* MODEM_SYSCON_MODEM_MEM_WP : R/W; bitpos: [2:0]; default: 0; */
  254. /* description: .*/
  255. #define MODEM_SYSCON_MODEM_MEM_WP 0x00000007U
  256. #define MODEM_SYSCON_MODEM_MEM_WP_M (MODEM_SYSCON_MODEM_MEM_WP_V << MODEM_SYSCON_MODEM_MEM_WP_S)
  257. #define MODEM_SYSCON_MODEM_MEM_WP_V 0x00000007U
  258. #define MODEM_SYSCON_MODEM_MEM_WP_S 0
  259. /* MODEM_SYSCON_MODEM_MEM_WA : R/W; bitpos: [5:3]; default: 4; */
  260. /* description: .*/
  261. #define MODEM_SYSCON_MODEM_MEM_WA 0x00000007U
  262. #define MODEM_SYSCON_MODEM_MEM_WA_M (MODEM_SYSCON_MODEM_MEM_WA_V << MODEM_SYSCON_MODEM_MEM_WA_S)
  263. #define MODEM_SYSCON_MODEM_MEM_WA_V 0x00000007U
  264. #define MODEM_SYSCON_MODEM_MEM_WA_S 3
  265. /* MODEM_SYSCON_MODEM_MEM_RA : R/W; bitpos: [7:6]; default: 0; */
  266. /* description: .*/
  267. #define MODEM_SYSCON_MODEM_MEM_RA 0x00000003U
  268. #define MODEM_SYSCON_MODEM_MEM_RA_M (MODEM_SYSCON_MODEM_MEM_RA_V << MODEM_SYSCON_MODEM_MEM_RA_S)
  269. #define MODEM_SYSCON_MODEM_MEM_RA_V 0x00000003U
  270. #define MODEM_SYSCON_MODEM_MEM_RA_S 6
  271. #define MODEM_SYSCON_DATE_REG (DR_REG_MODEM_SYSCON_BASE + 0x1c)
  272. /* MODEM_SYSCON_DATE : R/W; bitpos: [27:0]; default: 35685120; */
  273. /* description: .*/
  274. #define MODEM_SYSCON_DATE 0x0FFFFFFFU
  275. #define MODEM_SYSCON_DATE_M (MODEM_SYSCON_DATE_V << MODEM_SYSCON_DATE_S)
  276. #define MODEM_SYSCON_DATE_V 0x0FFFFFFFU
  277. #define MODEM_SYSCON_DATE_S 0
  278. #ifdef __cplusplus
  279. }
  280. #endif