esp_efuse_table.c 30 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022
  1. /*
  2. * SPDX-FileCopyrightText: 2017-2022 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #include "sdkconfig.h"
  7. #include "esp_efuse.h"
  8. #include <assert.h>
  9. #include "esp_efuse_table.h"
  10. // md5_digest_table 3ac9188bf7eb0a27f3f636085a260743
  11. // This file was generated from the file esp_efuse_table.csv. DO NOT CHANGE THIS FILE MANUALLY.
  12. // If you want to change some fields, you need to change esp_efuse_table.csv file
  13. // then run `efuse_common_table` or `efuse_custom_table` command it will generate this file.
  14. // To show efuse_table run the command 'show_efuse_table'.
  15. static const esp_efuse_desc_t WR_DIS[] = {
  16. {EFUSE_BLK0, 0, 32}, // Write protection,
  17. };
  18. static const esp_efuse_desc_t WR_DIS_RD_DIS[] = {
  19. {EFUSE_BLK0, 0, 1}, // Write protection for RD_DIS.KEY0 RD_DIS.KEY1 RD_DIS.KEY2 RD_DIS.KEY3 RD_DIS.KEY4 RD_DIS.KEY5 RD_DIS.SYS_DATA_PART2,
  20. };
  21. static const esp_efuse_desc_t WR_DIS_DIS_RTC_RAM_BOOT[] = {
  22. {EFUSE_BLK0, 1, 1}, // Write protection for DIS_RTC_RAM_BOOT,
  23. };
  24. static const esp_efuse_desc_t WR_DIS_GROUP_1[] = {
  25. {EFUSE_BLK0, 2, 1}, // Write protection for DIS_ICACHE DIS_DCACHE DIS_DOWNLOAD_ICACHE DIS_DOWNLOAD_DCACHE DIS_FORCE_DOWNLOAD DIS_USB DIS_CAN DIS_BOOT_REMAP SOFT_DIS_JTAG HARD_DIS.JTAG DIS_DOWNLOAD_MANUAL_ENCRYPT,
  26. };
  27. static const esp_efuse_desc_t WR_DIS_GROUP_2[] = {
  28. {EFUSE_BLK0, 3, 1}, // Write protection for VDD_SPI_XPD VDD_SPI_TIEH VDD_SPI_FORCE VDD_SPI_INIT VDD_SPI_DCAP WDT_DELAY_SEL,
  29. };
  30. static const esp_efuse_desc_t WR_DIS_SPI_BOOT_CRYPT_CNT[] = {
  31. {EFUSE_BLK0, 4, 1}, // Write protection for SPI_BOOT_CRYPT_CNT,
  32. };
  33. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE0[] = {
  34. {EFUSE_BLK0, 5, 1}, // Write protection for SECURE_BOOT_KEY_REVOKE0,
  35. };
  36. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE1[] = {
  37. {EFUSE_BLK0, 6, 1}, // Write protection for SECURE_BOOT_KEY_REVOKE1,
  38. };
  39. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE2[] = {
  40. {EFUSE_BLK0, 7, 1}, // Write protection for SECURE_BOOT_KEY_REVOKE2,
  41. };
  42. static const esp_efuse_desc_t WR_DIS_KEY0_PURPOSE[] = {
  43. {EFUSE_BLK0, 8, 1}, // Write protection for key_purpose. KEY0,
  44. };
  45. static const esp_efuse_desc_t WR_DIS_KEY1_PURPOSE[] = {
  46. {EFUSE_BLK0, 9, 1}, // Write protection for key_purpose. KEY1,
  47. };
  48. static const esp_efuse_desc_t WR_DIS_KEY2_PURPOSE[] = {
  49. {EFUSE_BLK0, 10, 1}, // Write protection for key_purpose. KEY2,
  50. };
  51. static const esp_efuse_desc_t WR_DIS_KEY3_PURPOSE[] = {
  52. {EFUSE_BLK0, 11, 1}, // Write protection for key_purpose. KEY3,
  53. };
  54. static const esp_efuse_desc_t WR_DIS_KEY4_PURPOSE[] = {
  55. {EFUSE_BLK0, 12, 1}, // Write protection for key_purpose. KEY4,
  56. };
  57. static const esp_efuse_desc_t WR_DIS_KEY5_PURPOSE[] = {
  58. {EFUSE_BLK0, 13, 1}, // Write protection for key_purpose. KEY5,
  59. };
  60. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_EN[] = {
  61. {EFUSE_BLK0, 15, 1}, // Write protection for SECURE_BOOT_EN,
  62. };
  63. static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
  64. {EFUSE_BLK0, 16, 1}, // Write protection for SECURE_BOOT_AGGRESSIVE_REVOKE,
  65. };
  66. static const esp_efuse_desc_t WR_DIS_GROUP_3[] = {
  67. {EFUSE_BLK0, 18, 1}, // Write protection for FLASH_TPUW DIS_DOWNLOAD_MODE DIS_LEGACY_SPI_BOOT UART_PRINT_CHANNEL DIS_USB_DOWNLOAD_MODE ENABLE_SECURITY_DOWNLOAD UART_PRINT_CONTROL PIN_POWER_SELECTION FLASH_TYPE FORCE_SEND_RESUME SECURE_VERSION,
  68. };
  69. static const esp_efuse_desc_t WR_DIS_BLK1[] = {
  70. {EFUSE_BLK0, 20, 1}, // Write protection for EFUSE_BLK1. MAC_SPI_8M_SYS,
  71. };
  72. static const esp_efuse_desc_t WR_DIS_SYS_DATA_PART1[] = {
  73. {EFUSE_BLK0, 21, 1}, // Write protection for EFUSE_BLK2. SYS_DATA_PART1,
  74. };
  75. static const esp_efuse_desc_t WR_DIS_USER_DATA[] = {
  76. {EFUSE_BLK0, 22, 1}, // Write protection for EFUSE_BLK3. USER_DATA,
  77. };
  78. static const esp_efuse_desc_t WR_DIS_KEY0[] = {
  79. {EFUSE_BLK0, 23, 1}, // Write protection for EFUSE_BLK4. KEY0,
  80. };
  81. static const esp_efuse_desc_t WR_DIS_KEY1[] = {
  82. {EFUSE_BLK0, 24, 1}, // Write protection for EFUSE_BLK5. KEY1,
  83. };
  84. static const esp_efuse_desc_t WR_DIS_KEY2[] = {
  85. {EFUSE_BLK0, 25, 1}, // Write protection for EFUSE_BLK6. KEY2,
  86. };
  87. static const esp_efuse_desc_t WR_DIS_KEY3[] = {
  88. {EFUSE_BLK0, 26, 1}, // Write protection for EFUSE_BLK7. KEY3,
  89. };
  90. static const esp_efuse_desc_t WR_DIS_KEY4[] = {
  91. {EFUSE_BLK0, 27, 1}, // Write protection for EFUSE_BLK8. KEY4,
  92. };
  93. static const esp_efuse_desc_t WR_DIS_KEY5[] = {
  94. {EFUSE_BLK0, 28, 1}, // Write protection for EFUSE_BLK9. KEY5,
  95. };
  96. static const esp_efuse_desc_t WR_DIS_SYS_DATA_PART2[] = {
  97. {EFUSE_BLK0, 29, 1}, // Write protection for EFUSE_BLK10. SYS_DATA_PART2,
  98. };
  99. static const esp_efuse_desc_t WR_DIS_USB_EXCHG_PINS[] = {
  100. {EFUSE_BLK0, 30, 1}, // Write protection for USB_EXCHG_PINS,
  101. };
  102. static const esp_efuse_desc_t RD_DIS[] = {
  103. {EFUSE_BLK0, 32, 7}, // Read protection,
  104. };
  105. static const esp_efuse_desc_t RD_DIS_KEY0[] = {
  106. {EFUSE_BLK0, 32, 1}, // Read protection for EFUSE_BLK4. KEY0,
  107. };
  108. static const esp_efuse_desc_t RD_DIS_KEY1[] = {
  109. {EFUSE_BLK0, 33, 1}, // Read protection for EFUSE_BLK5. KEY1,
  110. };
  111. static const esp_efuse_desc_t RD_DIS_KEY2[] = {
  112. {EFUSE_BLK0, 34, 1}, // Read protection for EFUSE_BLK6. KEY2,
  113. };
  114. static const esp_efuse_desc_t RD_DIS_KEY3[] = {
  115. {EFUSE_BLK0, 35, 1}, // Read protection for EFUSE_BLK7. KEY3,
  116. };
  117. static const esp_efuse_desc_t RD_DIS_KEY4[] = {
  118. {EFUSE_BLK0, 36, 1}, // Read protection for EFUSE_BLK8. KEY4,
  119. };
  120. static const esp_efuse_desc_t RD_DIS_KEY5[] = {
  121. {EFUSE_BLK0, 37, 1}, // Read protection for EFUSE_BLK9. KEY5,
  122. };
  123. static const esp_efuse_desc_t RD_DIS_SYS_DATA_PART2[] = {
  124. {EFUSE_BLK0, 38, 1}, // Read protection for EFUSE_BLK10. SYS_DATA_PART2,
  125. };
  126. static const esp_efuse_desc_t DIS_RTC_RAM_BOOT[] = {
  127. {EFUSE_BLK0, 39, 1}, // Disable boot from RTC RAM,
  128. };
  129. static const esp_efuse_desc_t DIS_ICACHE[] = {
  130. {EFUSE_BLK0, 40, 1}, // Disable Icache,
  131. };
  132. static const esp_efuse_desc_t DIS_DCACHE[] = {
  133. {EFUSE_BLK0, 41, 1}, // Disable Dcace,
  134. };
  135. static const esp_efuse_desc_t DIS_DOWNLOAD_ICACHE[] = {
  136. {EFUSE_BLK0, 42, 1}, // Disable Icache in download mode include boot_mode 0 1 2 3 6 7,
  137. };
  138. static const esp_efuse_desc_t DIS_DOWNLOAD_DCACHE[] = {
  139. {EFUSE_BLK0, 43, 1}, // Disable Dcache in download mode include boot_mode 0 1 2 3 6 7,
  140. };
  141. static const esp_efuse_desc_t DIS_FORCE_DOWNLOAD[] = {
  142. {EFUSE_BLK0, 44, 1}, // Disable force chip go to download mode function,
  143. };
  144. static const esp_efuse_desc_t DIS_USB[] = {
  145. {EFUSE_BLK0, 45, 1}, // Disable USB function,
  146. };
  147. static const esp_efuse_desc_t DIS_CAN[] = {
  148. {EFUSE_BLK0, 46, 1}, // Disable CAN function,
  149. };
  150. static const esp_efuse_desc_t DIS_BOOT_REMAP[] = {
  151. {EFUSE_BLK0, 47, 1}, // Disable boot from RAM. REMAP means RAM space can be mapped to ROM space. this signal will disable this function,
  152. };
  153. static const esp_efuse_desc_t SOFT_DIS_JTAG[] = {
  154. {EFUSE_BLK0, 49, 1}, // Software disable jtag jtag can be activated again by hmac module,
  155. };
  156. static const esp_efuse_desc_t HARD_DIS_JTAG[] = {
  157. {EFUSE_BLK0, 50, 1}, // Hardware disable jtag permanently disable jtag function,
  158. };
  159. static const esp_efuse_desc_t DIS_DOWNLOAD_MANUAL_ENCRYPT[] = {
  160. {EFUSE_BLK0, 51, 1}, // Disable flash encrypt function,
  161. };
  162. static const esp_efuse_desc_t USB_EXCHG_PINS[] = {
  163. {EFUSE_BLK0, 56, 1}, // Exchange D+ D- pins,
  164. };
  165. static const esp_efuse_desc_t USB_EXT_PHY_ENABLE[] = {
  166. {EFUSE_BLK0, 57, 1}, // Enable external PHY,
  167. };
  168. static const esp_efuse_desc_t BLOCK0_VERSION[] = {
  169. {EFUSE_BLK0, 59, 2}, // BLOCK0 efuse version,
  170. };
  171. static const esp_efuse_desc_t VDD_SPI_XPD[] = {
  172. {EFUSE_BLK0, 68, 1}, // VDD_SPI regulator power up,
  173. };
  174. static const esp_efuse_desc_t VDD_SPI_TIEH[] = {
  175. {EFUSE_BLK0, 69, 1}, // VDD_SPI regulator tie high to vdda,
  176. };
  177. static const esp_efuse_desc_t VDD_SPI_FORCE[] = {
  178. {EFUSE_BLK0, 70, 1}, // Force using eFuse configuration of VDD_SPI,
  179. };
  180. static const esp_efuse_desc_t WDT_DELAY_SEL[] = {
  181. {EFUSE_BLK0, 80, 2}, // Select RTC WDT time out threshold,
  182. };
  183. static const esp_efuse_desc_t SPI_BOOT_CRYPT_CNT[] = {
  184. {EFUSE_BLK0, 82, 3}, // SPI boot encrypt decrypt enable. odd number 1 enable. even number 1 disable,
  185. };
  186. static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE0[] = {
  187. {EFUSE_BLK0, 85, 1}, // Enable revoke first secure boot key,
  188. };
  189. static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE1[] = {
  190. {EFUSE_BLK0, 86, 1}, // Enable revoke second secure boot key,
  191. };
  192. static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE2[] = {
  193. {EFUSE_BLK0, 87, 1}, // Enable revoke third secure boot key,
  194. };
  195. static const esp_efuse_desc_t KEY_PURPOSE_0[] = {
  196. {EFUSE_BLK0, 88, 4}, // Key0 purpose,
  197. };
  198. static const esp_efuse_desc_t KEY_PURPOSE_1[] = {
  199. {EFUSE_BLK0, 92, 4}, // Key1 purpose,
  200. };
  201. static const esp_efuse_desc_t KEY_PURPOSE_2[] = {
  202. {EFUSE_BLK0, 96, 4}, // Key2 purpose,
  203. };
  204. static const esp_efuse_desc_t KEY_PURPOSE_3[] = {
  205. {EFUSE_BLK0, 100, 4}, // Key3 purpose,
  206. };
  207. static const esp_efuse_desc_t KEY_PURPOSE_4[] = {
  208. {EFUSE_BLK0, 104, 4}, // Key4 purpose,
  209. };
  210. static const esp_efuse_desc_t KEY_PURPOSE_5[] = {
  211. {EFUSE_BLK0, 108, 4}, // Key5 purpose,
  212. };
  213. static const esp_efuse_desc_t SECURE_BOOT_EN[] = {
  214. {EFUSE_BLK0, 116, 1}, // Secure boot enable,
  215. };
  216. static const esp_efuse_desc_t SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
  217. {EFUSE_BLK0, 117, 1}, // Enable aggressive secure boot revoke,
  218. };
  219. static const esp_efuse_desc_t FLASH_TPUW[] = {
  220. {EFUSE_BLK0, 124, 4}, // Flash wait time after power up. (unit is ms). When value is 15. the time is 30 ms,
  221. };
  222. static const esp_efuse_desc_t DIS_DOWNLOAD_MODE[] = {
  223. {EFUSE_BLK0, 128, 1}, // Disble download mode include boot_mode[3:0] is 0 1 2 3 6 7,
  224. };
  225. static const esp_efuse_desc_t DIS_LEGACY_SPI_BOOT[] = {
  226. {EFUSE_BLK0, 129, 1}, // Disable_Legcy_SPI_boot mode include boot_mode[3:0] is 4,
  227. };
  228. static const esp_efuse_desc_t UART_PRINT_CHANNEL[] = {
  229. {EFUSE_BLK0, 130, 1}, // 0: UART0. 1: UART1,
  230. };
  231. static const esp_efuse_desc_t DIS_USB_DOWNLOAD_MODE[] = {
  232. {EFUSE_BLK0, 132, 1}, // Disable download through USB,
  233. };
  234. static const esp_efuse_desc_t ENABLE_SECURITY_DOWNLOAD[] = {
  235. {EFUSE_BLK0, 133, 1}, // Enable security download mode,
  236. };
  237. static const esp_efuse_desc_t UART_PRINT_CONTROL[] = {
  238. {EFUSE_BLK0, 134, 2}, // b00:force print. b01:control by GPIO46 - low level print. b10:control by GPIO46 - high level print. b11:force disable print.,
  239. };
  240. static const esp_efuse_desc_t PIN_POWER_SELECTION[] = {
  241. {EFUSE_BLK0, 136, 1}, // GPIO33-GPIO37 power supply selection in ROM code. 0:VDD3P3_CPU. 1:VDD_SPI.,
  242. };
  243. static const esp_efuse_desc_t FLASH_TYPE[] = {
  244. {EFUSE_BLK0, 137, 1}, // Connected Flash interface type. 0: 4 data line. 1: 8 data line,
  245. };
  246. static const esp_efuse_desc_t FORCE_SEND_RESUME[] = {
  247. {EFUSE_BLK0, 138, 1}, // Force ROM code to send a resume command during SPI boot,
  248. };
  249. static const esp_efuse_desc_t SECURE_VERSION[] = {
  250. {EFUSE_BLK0, 139, 16}, // Secure version for anti-rollback,
  251. };
  252. static const esp_efuse_desc_t DISABLE_WAFER_VERSION_MAJOR[] = {
  253. {EFUSE_BLK0, 160, 1}, // Disables check of wafer version major,
  254. };
  255. static const esp_efuse_desc_t DISABLE_BLK_VERSION_MAJOR[] = {
  256. {EFUSE_BLK0, 161, 1}, // Disables check of blk version major,
  257. };
  258. static const esp_efuse_desc_t MAC_FACTORY[] = {
  259. {EFUSE_BLK1, 40, 8}, // Factory MAC addr [0],
  260. {EFUSE_BLK1, 32, 8}, // Factory MAC addr [1],
  261. {EFUSE_BLK1, 24, 8}, // Factory MAC addr [2],
  262. {EFUSE_BLK1, 16, 8}, // Factory MAC addr [3],
  263. {EFUSE_BLK1, 8, 8}, // Factory MAC addr [4],
  264. {EFUSE_BLK1, 0, 8}, // Factory MAC addr [5],
  265. };
  266. static const esp_efuse_desc_t SPI_PAD_CONFIG_CLK[] = {
  267. {EFUSE_BLK1, 48, 6}, // SPI_PAD_configure CLK,
  268. };
  269. static const esp_efuse_desc_t SPI_PAD_CONFIG_Q_D1[] = {
  270. {EFUSE_BLK1, 54, 6}, // SPI_PAD_configure Q(D1),
  271. };
  272. static const esp_efuse_desc_t SPI_PAD_CONFIG_D_D0[] = {
  273. {EFUSE_BLK1, 60, 6}, // SPI_PAD_configure D(D0),
  274. };
  275. static const esp_efuse_desc_t SPI_PAD_CONFIG_CS[] = {
  276. {EFUSE_BLK1, 66, 6}, // SPI_PAD_configure CS,
  277. };
  278. static const esp_efuse_desc_t SPI_PAD_CONFIG_HD_D3[] = {
  279. {EFUSE_BLK1, 72, 6}, // SPI_PAD_configure HD(D3),
  280. };
  281. static const esp_efuse_desc_t SPI_PAD_CONFIG_WP_D2[] = {
  282. {EFUSE_BLK1, 78, 6}, // SPI_PAD_configure WP(D2),
  283. };
  284. static const esp_efuse_desc_t SPI_PAD_CONFIG_DQS[] = {
  285. {EFUSE_BLK1, 84, 6}, // SPI_PAD_configure DQS,
  286. };
  287. static const esp_efuse_desc_t SPI_PAD_CONFIG_D4[] = {
  288. {EFUSE_BLK1, 90, 6}, // SPI_PAD_configure D4,
  289. };
  290. static const esp_efuse_desc_t SPI_PAD_CONFIG_D5[] = {
  291. {EFUSE_BLK1, 96, 6}, // SPI_PAD_configure D5,
  292. };
  293. static const esp_efuse_desc_t SPI_PAD_CONFIG_D6[] = {
  294. {EFUSE_BLK1, 102, 6}, // SPI_PAD_configure D6,
  295. };
  296. static const esp_efuse_desc_t SPI_PAD_CONFIG_D7[] = {
  297. {EFUSE_BLK1, 108, 6}, // SPI_PAD_configure D7,
  298. };
  299. static const esp_efuse_desc_t WAFER_VERSION_MAJOR[] = {
  300. {EFUSE_BLK1, 114, 2}, // WAFER_VERSION_MAJOR,
  301. };
  302. static const esp_efuse_desc_t WAFER_VERSION_MINOR[] = {
  303. {EFUSE_BLK1, 132, 3}, // WAFER_VERSION_MINOR least significant bits,
  304. {EFUSE_BLK1, 116, 1}, // WAFER_VERSION_MINOR most significant bit,
  305. };
  306. static const esp_efuse_desc_t FLASH_VERSION[] = {
  307. {EFUSE_BLK1, 117, 4}, // Flash_version,
  308. };
  309. static const esp_efuse_desc_t BLK_VERSION_MAJOR[] = {
  310. {EFUSE_BLK1, 121, 2}, // BLK_VERSION_MAJOR,
  311. };
  312. static const esp_efuse_desc_t PSRAM_VERSION[] = {
  313. {EFUSE_BLK1, 124, 4}, // PSRAM version,
  314. };
  315. static const esp_efuse_desc_t PKG_VERSION[] = {
  316. {EFUSE_BLK1, 128, 4}, // Package version,
  317. };
  318. static const esp_efuse_desc_t OPTIONAL_UNIQUE_ID[] = {
  319. {EFUSE_BLK2, 0, 128}, // Optional unique 128-bit ID,
  320. };
  321. static const esp_efuse_desc_t BLK_VERSION_MINOR[] = {
  322. {EFUSE_BLK2, 132, 3}, // BLK_VERSION_MINOR of BLOCK2: 0-No ADC calib; 1-ADC calib V1; 2-ADC calib V2,
  323. };
  324. static const esp_efuse_desc_t USER_DATA[] = {
  325. {EFUSE_BLK3, 0, 256}, // User data,
  326. };
  327. static const esp_efuse_desc_t USER_DATA_MAC_CUSTOM[] = {
  328. {EFUSE_BLK3, 200, 48}, // Custom MAC,
  329. };
  330. static const esp_efuse_desc_t KEY0[] = {
  331. {EFUSE_BLK4, 0, 256}, // Key0 or user data,
  332. };
  333. static const esp_efuse_desc_t KEY1[] = {
  334. {EFUSE_BLK5, 0, 256}, // Key1 or user data,
  335. };
  336. static const esp_efuse_desc_t KEY2[] = {
  337. {EFUSE_BLK6, 0, 256}, // Key2 or user data,
  338. };
  339. static const esp_efuse_desc_t KEY3[] = {
  340. {EFUSE_BLK7, 0, 256}, // Key3 or user data,
  341. };
  342. static const esp_efuse_desc_t KEY4[] = {
  343. {EFUSE_BLK8, 0, 256}, // Key4 or user data,
  344. };
  345. static const esp_efuse_desc_t KEY5[] = {
  346. {EFUSE_BLK9, 0, 256}, // Key5 or user data,
  347. };
  348. static const esp_efuse_desc_t SYS_DATA_PART2[] = {
  349. {EFUSE_BLK10, 0, 256}, // System configuration,
  350. };
  351. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS[] = {
  352. &WR_DIS[0], // Write protection
  353. NULL
  354. };
  355. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_RD_DIS[] = {
  356. &WR_DIS_RD_DIS[0], // Write protection for RD_DIS.KEY0 RD_DIS.KEY1 RD_DIS.KEY2 RD_DIS.KEY3 RD_DIS.KEY4 RD_DIS.KEY5 RD_DIS.SYS_DATA_PART2
  357. NULL
  358. };
  359. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_DIS_RTC_RAM_BOOT[] = {
  360. &WR_DIS_DIS_RTC_RAM_BOOT[0], // Write protection for DIS_RTC_RAM_BOOT
  361. NULL
  362. };
  363. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_1[] = {
  364. &WR_DIS_GROUP_1[0], // Write protection for DIS_ICACHE DIS_DCACHE DIS_DOWNLOAD_ICACHE DIS_DOWNLOAD_DCACHE DIS_FORCE_DOWNLOAD DIS_USB DIS_CAN DIS_BOOT_REMAP SOFT_DIS_JTAG HARD_DIS.JTAG DIS_DOWNLOAD_MANUAL_ENCRYPT
  365. NULL
  366. };
  367. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_2[] = {
  368. &WR_DIS_GROUP_2[0], // Write protection for VDD_SPI_XPD VDD_SPI_TIEH VDD_SPI_FORCE VDD_SPI_INIT VDD_SPI_DCAP WDT_DELAY_SEL
  369. NULL
  370. };
  371. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SPI_BOOT_CRYPT_CNT[] = {
  372. &WR_DIS_SPI_BOOT_CRYPT_CNT[0], // Write protection for SPI_BOOT_CRYPT_CNT
  373. NULL
  374. };
  375. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE0[] = {
  376. &WR_DIS_SECURE_BOOT_KEY_REVOKE0[0], // Write protection for SECURE_BOOT_KEY_REVOKE0
  377. NULL
  378. };
  379. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE1[] = {
  380. &WR_DIS_SECURE_BOOT_KEY_REVOKE1[0], // Write protection for SECURE_BOOT_KEY_REVOKE1
  381. NULL
  382. };
  383. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE2[] = {
  384. &WR_DIS_SECURE_BOOT_KEY_REVOKE2[0], // Write protection for SECURE_BOOT_KEY_REVOKE2
  385. NULL
  386. };
  387. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY0_PURPOSE[] = {
  388. &WR_DIS_KEY0_PURPOSE[0], // Write protection for key_purpose. KEY0
  389. NULL
  390. };
  391. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY1_PURPOSE[] = {
  392. &WR_DIS_KEY1_PURPOSE[0], // Write protection for key_purpose. KEY1
  393. NULL
  394. };
  395. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY2_PURPOSE[] = {
  396. &WR_DIS_KEY2_PURPOSE[0], // Write protection for key_purpose. KEY2
  397. NULL
  398. };
  399. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY3_PURPOSE[] = {
  400. &WR_DIS_KEY3_PURPOSE[0], // Write protection for key_purpose. KEY3
  401. NULL
  402. };
  403. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY4_PURPOSE[] = {
  404. &WR_DIS_KEY4_PURPOSE[0], // Write protection for key_purpose. KEY4
  405. NULL
  406. };
  407. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY5_PURPOSE[] = {
  408. &WR_DIS_KEY5_PURPOSE[0], // Write protection for key_purpose. KEY5
  409. NULL
  410. };
  411. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_EN[] = {
  412. &WR_DIS_SECURE_BOOT_EN[0], // Write protection for SECURE_BOOT_EN
  413. NULL
  414. };
  415. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
  416. &WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[0], // Write protection for SECURE_BOOT_AGGRESSIVE_REVOKE
  417. NULL
  418. };
  419. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_3[] = {
  420. &WR_DIS_GROUP_3[0], // Write protection for FLASH_TPUW DIS_DOWNLOAD_MODE DIS_LEGACY_SPI_BOOT UART_PRINT_CHANNEL DIS_USB_DOWNLOAD_MODE ENABLE_SECURITY_DOWNLOAD UART_PRINT_CONTROL PIN_POWER_SELECTION FLASH_TYPE FORCE_SEND_RESUME SECURE_VERSION
  421. NULL
  422. };
  423. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_BLK1[] = {
  424. &WR_DIS_BLK1[0], // Write protection for EFUSE_BLK1. MAC_SPI_8M_SYS
  425. NULL
  426. };
  427. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SYS_DATA_PART1[] = {
  428. &WR_DIS_SYS_DATA_PART1[0], // Write protection for EFUSE_BLK2. SYS_DATA_PART1
  429. NULL
  430. };
  431. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_USER_DATA[] = {
  432. &WR_DIS_USER_DATA[0], // Write protection for EFUSE_BLK3. USER_DATA
  433. NULL
  434. };
  435. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY0[] = {
  436. &WR_DIS_KEY0[0], // Write protection for EFUSE_BLK4. KEY0
  437. NULL
  438. };
  439. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY1[] = {
  440. &WR_DIS_KEY1[0], // Write protection for EFUSE_BLK5. KEY1
  441. NULL
  442. };
  443. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY2[] = {
  444. &WR_DIS_KEY2[0], // Write protection for EFUSE_BLK6. KEY2
  445. NULL
  446. };
  447. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY3[] = {
  448. &WR_DIS_KEY3[0], // Write protection for EFUSE_BLK7. KEY3
  449. NULL
  450. };
  451. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY4[] = {
  452. &WR_DIS_KEY4[0], // Write protection for EFUSE_BLK8. KEY4
  453. NULL
  454. };
  455. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY5[] = {
  456. &WR_DIS_KEY5[0], // Write protection for EFUSE_BLK9. KEY5
  457. NULL
  458. };
  459. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SYS_DATA_PART2[] = {
  460. &WR_DIS_SYS_DATA_PART2[0], // Write protection for EFUSE_BLK10. SYS_DATA_PART2
  461. NULL
  462. };
  463. const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_USB_EXCHG_PINS[] = {
  464. &WR_DIS_USB_EXCHG_PINS[0], // Write protection for USB_EXCHG_PINS
  465. NULL
  466. };
  467. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS[] = {
  468. &RD_DIS[0], // Read protection
  469. NULL
  470. };
  471. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY0[] = {
  472. &RD_DIS_KEY0[0], // Read protection for EFUSE_BLK4. KEY0
  473. NULL
  474. };
  475. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY1[] = {
  476. &RD_DIS_KEY1[0], // Read protection for EFUSE_BLK5. KEY1
  477. NULL
  478. };
  479. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY2[] = {
  480. &RD_DIS_KEY2[0], // Read protection for EFUSE_BLK6. KEY2
  481. NULL
  482. };
  483. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY3[] = {
  484. &RD_DIS_KEY3[0], // Read protection for EFUSE_BLK7. KEY3
  485. NULL
  486. };
  487. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY4[] = {
  488. &RD_DIS_KEY4[0], // Read protection for EFUSE_BLK8. KEY4
  489. NULL
  490. };
  491. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY5[] = {
  492. &RD_DIS_KEY5[0], // Read protection for EFUSE_BLK9. KEY5
  493. NULL
  494. };
  495. const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_SYS_DATA_PART2[] = {
  496. &RD_DIS_SYS_DATA_PART2[0], // Read protection for EFUSE_BLK10. SYS_DATA_PART2
  497. NULL
  498. };
  499. const esp_efuse_desc_t* ESP_EFUSE_DIS_RTC_RAM_BOOT[] = {
  500. &DIS_RTC_RAM_BOOT[0], // Disable boot from RTC RAM
  501. NULL
  502. };
  503. const esp_efuse_desc_t* ESP_EFUSE_DIS_ICACHE[] = {
  504. &DIS_ICACHE[0], // Disable Icache
  505. NULL
  506. };
  507. const esp_efuse_desc_t* ESP_EFUSE_DIS_DCACHE[] = {
  508. &DIS_DCACHE[0], // Disable Dcace
  509. NULL
  510. };
  511. const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_ICACHE[] = {
  512. &DIS_DOWNLOAD_ICACHE[0], // Disable Icache in download mode include boot_mode 0 1 2 3 6 7
  513. NULL
  514. };
  515. const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_DCACHE[] = {
  516. &DIS_DOWNLOAD_DCACHE[0], // Disable Dcache in download mode include boot_mode 0 1 2 3 6 7
  517. NULL
  518. };
  519. const esp_efuse_desc_t* ESP_EFUSE_DIS_FORCE_DOWNLOAD[] = {
  520. &DIS_FORCE_DOWNLOAD[0], // Disable force chip go to download mode function
  521. NULL
  522. };
  523. const esp_efuse_desc_t* ESP_EFUSE_DIS_USB[] = {
  524. &DIS_USB[0], // Disable USB function
  525. NULL
  526. };
  527. const esp_efuse_desc_t* ESP_EFUSE_DIS_CAN[] = {
  528. &DIS_CAN[0], // Disable CAN function
  529. NULL
  530. };
  531. const esp_efuse_desc_t* ESP_EFUSE_DIS_BOOT_REMAP[] = {
  532. &DIS_BOOT_REMAP[0], // Disable boot from RAM. REMAP means RAM space can be mapped to ROM space. this signal will disable this function
  533. NULL
  534. };
  535. const esp_efuse_desc_t* ESP_EFUSE_SOFT_DIS_JTAG[] = {
  536. &SOFT_DIS_JTAG[0], // Software disable jtag jtag can be activated again by hmac module
  537. NULL
  538. };
  539. const esp_efuse_desc_t* ESP_EFUSE_HARD_DIS_JTAG[] = {
  540. &HARD_DIS_JTAG[0], // Hardware disable jtag permanently disable jtag function
  541. NULL
  542. };
  543. const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT[] = {
  544. &DIS_DOWNLOAD_MANUAL_ENCRYPT[0], // Disable flash encrypt function
  545. NULL
  546. };
  547. const esp_efuse_desc_t* ESP_EFUSE_USB_EXCHG_PINS[] = {
  548. &USB_EXCHG_PINS[0], // Exchange D+ D- pins
  549. NULL
  550. };
  551. const esp_efuse_desc_t* ESP_EFUSE_USB_EXT_PHY_ENABLE[] = {
  552. &USB_EXT_PHY_ENABLE[0], // Enable external PHY
  553. NULL
  554. };
  555. const esp_efuse_desc_t* ESP_EFUSE_BLOCK0_VERSION[] = {
  556. &BLOCK0_VERSION[0], // BLOCK0 efuse version
  557. NULL
  558. };
  559. const esp_efuse_desc_t* ESP_EFUSE_VDD_SPI_XPD[] = {
  560. &VDD_SPI_XPD[0], // VDD_SPI regulator power up
  561. NULL
  562. };
  563. const esp_efuse_desc_t* ESP_EFUSE_VDD_SPI_TIEH[] = {
  564. &VDD_SPI_TIEH[0], // VDD_SPI regulator tie high to vdda
  565. NULL
  566. };
  567. const esp_efuse_desc_t* ESP_EFUSE_VDD_SPI_FORCE[] = {
  568. &VDD_SPI_FORCE[0], // Force using eFuse configuration of VDD_SPI
  569. NULL
  570. };
  571. const esp_efuse_desc_t* ESP_EFUSE_WDT_DELAY_SEL[] = {
  572. &WDT_DELAY_SEL[0], // Select RTC WDT time out threshold
  573. NULL
  574. };
  575. const esp_efuse_desc_t* ESP_EFUSE_SPI_BOOT_CRYPT_CNT[] = {
  576. &SPI_BOOT_CRYPT_CNT[0], // SPI boot encrypt decrypt enable. odd number 1 enable. even number 1 disable
  577. NULL
  578. };
  579. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE0[] = {
  580. &SECURE_BOOT_KEY_REVOKE0[0], // Enable revoke first secure boot key
  581. NULL
  582. };
  583. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE1[] = {
  584. &SECURE_BOOT_KEY_REVOKE1[0], // Enable revoke second secure boot key
  585. NULL
  586. };
  587. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE2[] = {
  588. &SECURE_BOOT_KEY_REVOKE2[0], // Enable revoke third secure boot key
  589. NULL
  590. };
  591. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_0[] = {
  592. &KEY_PURPOSE_0[0], // Key0 purpose
  593. NULL
  594. };
  595. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_1[] = {
  596. &KEY_PURPOSE_1[0], // Key1 purpose
  597. NULL
  598. };
  599. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_2[] = {
  600. &KEY_PURPOSE_2[0], // Key2 purpose
  601. NULL
  602. };
  603. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_3[] = {
  604. &KEY_PURPOSE_3[0], // Key3 purpose
  605. NULL
  606. };
  607. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_4[] = {
  608. &KEY_PURPOSE_4[0], // Key4 purpose
  609. NULL
  610. };
  611. const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_5[] = {
  612. &KEY_PURPOSE_5[0], // Key5 purpose
  613. NULL
  614. };
  615. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_EN[] = {
  616. &SECURE_BOOT_EN[0], // Secure boot enable
  617. NULL
  618. };
  619. const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
  620. &SECURE_BOOT_AGGRESSIVE_REVOKE[0], // Enable aggressive secure boot revoke
  621. NULL
  622. };
  623. const esp_efuse_desc_t* ESP_EFUSE_FLASH_TPUW[] = {
  624. &FLASH_TPUW[0], // Flash wait time after power up. (unit is ms). When value is 15. the time is 30 ms
  625. NULL
  626. };
  627. const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_MODE[] = {
  628. &DIS_DOWNLOAD_MODE[0], // Disble download mode include boot_mode[3:0] is 0 1 2 3 6 7
  629. NULL
  630. };
  631. const esp_efuse_desc_t* ESP_EFUSE_DIS_LEGACY_SPI_BOOT[] = {
  632. &DIS_LEGACY_SPI_BOOT[0], // Disable_Legcy_SPI_boot mode include boot_mode[3:0] is 4
  633. NULL
  634. };
  635. const esp_efuse_desc_t* ESP_EFUSE_UART_PRINT_CHANNEL[] = {
  636. &UART_PRINT_CHANNEL[0], // 0: UART0. 1: UART1
  637. NULL
  638. };
  639. const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_DOWNLOAD_MODE[] = {
  640. &DIS_USB_DOWNLOAD_MODE[0], // Disable download through USB
  641. NULL
  642. };
  643. const esp_efuse_desc_t* ESP_EFUSE_ENABLE_SECURITY_DOWNLOAD[] = {
  644. &ENABLE_SECURITY_DOWNLOAD[0], // Enable security download mode
  645. NULL
  646. };
  647. const esp_efuse_desc_t* ESP_EFUSE_UART_PRINT_CONTROL[] = {
  648. &UART_PRINT_CONTROL[0], // b00:force print. b01:control by GPIO46 - low level print. b10:control by GPIO46 - high level print. b11:force disable print.
  649. NULL
  650. };
  651. const esp_efuse_desc_t* ESP_EFUSE_PIN_POWER_SELECTION[] = {
  652. &PIN_POWER_SELECTION[0], // GPIO33-GPIO37 power supply selection in ROM code. 0:VDD3P3_CPU. 1:VDD_SPI.
  653. NULL
  654. };
  655. const esp_efuse_desc_t* ESP_EFUSE_FLASH_TYPE[] = {
  656. &FLASH_TYPE[0], // Connected Flash interface type. 0: 4 data line. 1: 8 data line
  657. NULL
  658. };
  659. const esp_efuse_desc_t* ESP_EFUSE_FORCE_SEND_RESUME[] = {
  660. &FORCE_SEND_RESUME[0], // Force ROM code to send a resume command during SPI boot
  661. NULL
  662. };
  663. const esp_efuse_desc_t* ESP_EFUSE_SECURE_VERSION[] = {
  664. &SECURE_VERSION[0], // Secure version for anti-rollback
  665. NULL
  666. };
  667. const esp_efuse_desc_t* ESP_EFUSE_DISABLE_WAFER_VERSION_MAJOR[] = {
  668. &DISABLE_WAFER_VERSION_MAJOR[0], // Disables check of wafer version major
  669. NULL
  670. };
  671. const esp_efuse_desc_t* ESP_EFUSE_DISABLE_BLK_VERSION_MAJOR[] = {
  672. &DISABLE_BLK_VERSION_MAJOR[0], // Disables check of blk version major
  673. NULL
  674. };
  675. const esp_efuse_desc_t* ESP_EFUSE_MAC_FACTORY[] = {
  676. &MAC_FACTORY[0], // Factory MAC addr [0]
  677. &MAC_FACTORY[1], // Factory MAC addr [1]
  678. &MAC_FACTORY[2], // Factory MAC addr [2]
  679. &MAC_FACTORY[3], // Factory MAC addr [3]
  680. &MAC_FACTORY[4], // Factory MAC addr [4]
  681. &MAC_FACTORY[5], // Factory MAC addr [5]
  682. NULL
  683. };
  684. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_CLK[] = {
  685. &SPI_PAD_CONFIG_CLK[0], // SPI_PAD_configure CLK
  686. NULL
  687. };
  688. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_Q_D1[] = {
  689. &SPI_PAD_CONFIG_Q_D1[0], // SPI_PAD_configure Q(D1)
  690. NULL
  691. };
  692. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D_D0[] = {
  693. &SPI_PAD_CONFIG_D_D0[0], // SPI_PAD_configure D(D0)
  694. NULL
  695. };
  696. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_CS[] = {
  697. &SPI_PAD_CONFIG_CS[0], // SPI_PAD_configure CS
  698. NULL
  699. };
  700. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_HD_D3[] = {
  701. &SPI_PAD_CONFIG_HD_D3[0], // SPI_PAD_configure HD(D3)
  702. NULL
  703. };
  704. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_WP_D2[] = {
  705. &SPI_PAD_CONFIG_WP_D2[0], // SPI_PAD_configure WP(D2)
  706. NULL
  707. };
  708. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_DQS[] = {
  709. &SPI_PAD_CONFIG_DQS[0], // SPI_PAD_configure DQS
  710. NULL
  711. };
  712. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D4[] = {
  713. &SPI_PAD_CONFIG_D4[0], // SPI_PAD_configure D4
  714. NULL
  715. };
  716. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D5[] = {
  717. &SPI_PAD_CONFIG_D5[0], // SPI_PAD_configure D5
  718. NULL
  719. };
  720. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D6[] = {
  721. &SPI_PAD_CONFIG_D6[0], // SPI_PAD_configure D6
  722. NULL
  723. };
  724. const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D7[] = {
  725. &SPI_PAD_CONFIG_D7[0], // SPI_PAD_configure D7
  726. NULL
  727. };
  728. const esp_efuse_desc_t* ESP_EFUSE_WAFER_VERSION_MAJOR[] = {
  729. &WAFER_VERSION_MAJOR[0], // WAFER_VERSION_MAJOR
  730. NULL
  731. };
  732. const esp_efuse_desc_t* ESP_EFUSE_WAFER_VERSION_MINOR[] = {
  733. &WAFER_VERSION_MINOR[0], // WAFER_VERSION_MINOR least significant bits
  734. &WAFER_VERSION_MINOR[1], // WAFER_VERSION_MINOR most significant bit
  735. NULL
  736. };
  737. const esp_efuse_desc_t* ESP_EFUSE_FLASH_VERSION[] = {
  738. &FLASH_VERSION[0], // Flash_version
  739. NULL
  740. };
  741. const esp_efuse_desc_t* ESP_EFUSE_BLK_VERSION_MAJOR[] = {
  742. &BLK_VERSION_MAJOR[0], // BLK_VERSION_MAJOR
  743. NULL
  744. };
  745. const esp_efuse_desc_t* ESP_EFUSE_PSRAM_VERSION[] = {
  746. &PSRAM_VERSION[0], // PSRAM version
  747. NULL
  748. };
  749. const esp_efuse_desc_t* ESP_EFUSE_PKG_VERSION[] = {
  750. &PKG_VERSION[0], // Package version
  751. NULL
  752. };
  753. const esp_efuse_desc_t* ESP_EFUSE_OPTIONAL_UNIQUE_ID[] = {
  754. &OPTIONAL_UNIQUE_ID[0], // Optional unique 128-bit ID
  755. NULL
  756. };
  757. const esp_efuse_desc_t* ESP_EFUSE_BLK_VERSION_MINOR[] = {
  758. &BLK_VERSION_MINOR[0], // BLK_VERSION_MINOR of BLOCK2: 0-No ADC calib; 1-ADC calib V1; 2-ADC calib V2
  759. NULL
  760. };
  761. const esp_efuse_desc_t* ESP_EFUSE_USER_DATA[] = {
  762. &USER_DATA[0], // User data
  763. NULL
  764. };
  765. const esp_efuse_desc_t* ESP_EFUSE_USER_DATA_MAC_CUSTOM[] = {
  766. &USER_DATA_MAC_CUSTOM[0], // Custom MAC
  767. NULL
  768. };
  769. const esp_efuse_desc_t* ESP_EFUSE_KEY0[] = {
  770. &KEY0[0], // Key0 or user data
  771. NULL
  772. };
  773. const esp_efuse_desc_t* ESP_EFUSE_KEY1[] = {
  774. &KEY1[0], // Key1 or user data
  775. NULL
  776. };
  777. const esp_efuse_desc_t* ESP_EFUSE_KEY2[] = {
  778. &KEY2[0], // Key2 or user data
  779. NULL
  780. };
  781. const esp_efuse_desc_t* ESP_EFUSE_KEY3[] = {
  782. &KEY3[0], // Key3 or user data
  783. NULL
  784. };
  785. const esp_efuse_desc_t* ESP_EFUSE_KEY4[] = {
  786. &KEY4[0], // Key4 or user data
  787. NULL
  788. };
  789. const esp_efuse_desc_t* ESP_EFUSE_KEY5[] = {
  790. &KEY5[0], // Key5 or user data
  791. NULL
  792. };
  793. const esp_efuse_desc_t* ESP_EFUSE_SYS_DATA_PART2[] = {
  794. &SYS_DATA_PART2[0], // System configuration
  795. NULL
  796. };