emac_dev.c 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. // Copyright 2015-2016 Espressif Systems (Shanghai) PTE LTD
  2. //
  3. // Licensed under the Apache License, Version 2.0 (the "License");
  4. // you may not use this file except in compliance with the License.
  5. // You may obtain a copy of the License at
  6. // http://www.apache.org/licenses/LICENSE-2.0
  7. //
  8. // Unless required by applicable law or agreed to in writing, software
  9. // distributed under the License is distributed on an "AS IS" BASIS,
  10. // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  11. // See the License for the specific language governing permissions and
  12. // limitations under the License.
  13. #include <stdio.h>
  14. #include <string.h>
  15. #include "rom/ets_sys.h"
  16. #include "rom/gpio.h"
  17. #include "soc/dport_reg.h"
  18. #include "soc/io_mux_reg.h"
  19. #include "soc/rtc_cntl_reg.h"
  20. #include "soc/gpio_reg.h"
  21. #include "soc/gpio_sig_map.h"
  22. #include "soc/emac_reg_v2.h"
  23. #include "soc/emac_ex_reg.h"
  24. #include "esp_log.h"
  25. #include "driver/gpio.h"
  26. #include "sdkconfig.h"
  27. #include "emac_common.h"
  28. void emac_enable_flowctrl(void)
  29. {
  30. REG_SET_BIT(EMAC_GMACFC_REG, EMAC_TFCE);
  31. REG_SET_BIT(EMAC_GMACFC_REG, EMAC_RFCE);
  32. REG_CLR_BIT(EMAC_GMACFC_REG, EMAC_DZPQ);
  33. REG_SET_FIELD(EMAC_GMACFC_REG, EMAC_PAUSE_TIME, 0x1648);
  34. REG_SET_FIELD(EMAC_GMACFC_REG, EMAC_PLT, 0x1);
  35. }
  36. void emac_disable_flowctrl(void)
  37. {
  38. REG_CLR_BIT(EMAC_GMACFC_REG, EMAC_TFCE);
  39. REG_CLR_BIT(EMAC_GMACFC_REG, EMAC_RFCE);
  40. REG_CLR_BIT(EMAC_GMACFC_REG, EMAC_DZPQ);
  41. REG_SET_FIELD(EMAC_GMACFC_REG, EMAC_PAUSE_TIME, 0);
  42. REG_SET_FIELD(EMAC_GMACFC_REG, EMAC_PLT, 0);
  43. }
  44. void emac_enable_dma_tx(void)
  45. {
  46. REG_SET_BIT(EMAC_DMAOPERATION_MODE_REG, EMAC_START_STOP_TRANSMISSION_COMMAND);
  47. }
  48. void emac_enable_dma_rx(void)
  49. {
  50. REG_SET_BIT(EMAC_DMAOPERATION_MODE_REG, EMAC_START_STOP_RX);
  51. }
  52. void emac_disable_dma_tx(void)
  53. {
  54. REG_CLR_BIT(EMAC_DMAOPERATION_MODE_REG, EMAC_START_STOP_TRANSMISSION_COMMAND);
  55. }
  56. void emac_disable_dma_rx(void)
  57. {
  58. REG_CLR_BIT(EMAC_DMAOPERATION_MODE_REG, EMAC_START_STOP_RX);
  59. }
  60. void emac_enable_clk(bool enable)
  61. {
  62. if (enable == true) {
  63. DPORT_REG_SET_BIT(EMAC_CLK_EN_REG, EMAC_CLK_EN);
  64. } else {
  65. DPORT_REG_CLR_BIT(EMAC_CLK_EN_REG, EMAC_CLK_EN);
  66. }
  67. }
  68. void emac_dma_init(void)
  69. {
  70. REG_SET_BIT(EMAC_DMAOPERATION_MODE_REG, EMAC_FWD_UNDER_GF);
  71. REG_SET_BIT(EMAC_DMAOPERATION_MODE_REG, EMAC_OPT_SECOND_FRAME);
  72. REG_SET_FIELD(EMAC_DMABUSMODE_REG, EMAC_PROG_BURST_LEN, 4);
  73. }
  74. void emac_mac_enable_txrx(void)
  75. {
  76. REG_SET_BIT(EMAC_GMACCONFIG_REG, EMAC_EMACRX);
  77. REG_SET_BIT(EMAC_GMACCONFIG_REG, EMAC_EMACTX);
  78. }
  79. void emac_mac_init(void)
  80. {
  81. REG_SET_BIT(EMAC_GMACCONFIG_REG, EMAC_EMACDUPLEX);
  82. REG_SET_BIT(EMAC_GMACCONFIG_REG, EMAC_EMACMII);
  83. REG_CLR_BIT(EMAC_GMACCONFIG_REG, EMAC_EMACFESPEED);
  84. REG_SET_BIT(EMAC_GMACFF_REG, EMAC_PAM);
  85. }
  86. void emac_enable_promiscuous(void)
  87. {
  88. REG_SET_BIT(EMAC_GMACFF_REG, EMAC_PMODE);
  89. }
  90. void emac_disable_promiscuous(void)
  91. {
  92. REG_CLR_BIT(EMAC_GMACFF_REG, EMAC_PMODE);
  93. }