test_spi_sio.c 8.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228
  1. /*
  2. Tests for the spi sio mode
  3. */
  4. #include <esp_types.h>
  5. #include <stdio.h>
  6. #include <stdlib.h>
  7. #include <malloc.h>
  8. #include <string.h>
  9. #include "sdkconfig.h"
  10. #ifdef CONFIG_IDF_TARGET_ESP32
  11. #include "esp32/rom/ets_sys.h"
  12. #elif CONFIG_IDF_TARGET_ESP32S2
  13. #include "esp32s2/rom/ets_sys.h"
  14. #endif
  15. #include "freertos/FreeRTOS.h"
  16. #include "freertos/task.h"
  17. #include "freertos/semphr.h"
  18. #include "freertos/queue.h"
  19. #include "freertos/xtensa_api.h"
  20. #include "unity.h"
  21. #include "driver/spi_master.h"
  22. #include "driver/spi_slave.h"
  23. #include "esp_heap_caps.h"
  24. #include "esp_log.h"
  25. #include "soc/spi_periph.h"
  26. #include "test_utils.h"
  27. #include "test/test_common_spi.h"
  28. #include "soc/gpio_periph.h"
  29. #include "hal/spi_ll.h"
  30. /********************************************************************************
  31. * Test SIO
  32. ********************************************************************************/
  33. TEST_CASE("local test sio", "[spi]")
  34. {
  35. spi_device_handle_t spi;
  36. WORD_ALIGNED_ATTR uint8_t master_rx_buffer[320];
  37. WORD_ALIGNED_ATTR uint8_t slave_rx_buffer[320];
  38. uint32_t pre_set[16] = {[0 ... 15] = 0xcccccccc,};
  39. spi_ll_write_buffer(SPI_LL_GET_HW(TEST_SPI_HOST), (uint8_t*)pre_set, 16*32);
  40. spi_ll_write_buffer(SPI_LL_GET_HW(TEST_SLAVE_HOST), (uint8_t*)pre_set, 16*32);
  41. /* This test use a strange connection to test the SIO mode:
  42. * master spid -> slave spid
  43. * slave spiq -> master spid
  44. */
  45. spi_bus_config_t bus_cfg = SPI_BUS_TEST_DEFAULT_CONFIG();
  46. spi_device_interface_config_t dev_cfg = SPI_DEVICE_TEST_DEFAULT_CONFIG();
  47. spi_slave_interface_config_t slv_cfg = SPI_SLAVE_TEST_DEFAULT_CONFIG();
  48. slv_cfg.spics_io_num = dev_cfg.spics_io_num;
  49. TEST_ESP_OK(spi_slave_initialize(TEST_SLAVE_HOST, &bus_cfg, &slv_cfg, 0));
  50. int miso_io_num = bus_cfg.miso_io_num;
  51. int mosi_io_num = bus_cfg.mosi_io_num;
  52. bus_cfg.mosi_io_num = miso_io_num;
  53. bus_cfg.miso_io_num = -1;
  54. TEST_ESP_OK(spi_bus_initialize(TEST_SPI_HOST, &bus_cfg, 0));
  55. dev_cfg.flags = SPI_DEVICE_HALFDUPLEX | SPI_DEVICE_3WIRE;
  56. TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &spi));
  57. spitest_gpio_output_sel(mosi_io_num, FUNC_GPIO, spi_periph_signal[TEST_SPI_HOST].spid_out);
  58. spitest_gpio_output_sel(miso_io_num, FUNC_GPIO, spi_periph_signal[TEST_SLAVE_HOST].spiq_out);
  59. spitest_gpio_output_sel(dev_cfg.spics_io_num, FUNC_GPIO, spi_periph_signal[TEST_SPI_HOST].spics_out[0]);
  60. spitest_gpio_output_sel(bus_cfg.sclk_io_num, FUNC_GPIO, spi_periph_signal[TEST_SPI_HOST].spiclk_out);
  61. for (int i = 0; i < 8; i ++) {
  62. int tlen = i*2+1;
  63. int rlen = 9-i;
  64. ESP_LOGI(MASTER_TAG, "=========== TEST%d ==========", i);
  65. spi_transaction_t master_t = {
  66. .length = tlen*8,
  67. .tx_buffer = spitest_master_send+i,
  68. .rxlength = rlen*8,
  69. .rx_buffer = master_rx_buffer+i,
  70. };
  71. spi_slave_transaction_t slave_t = {
  72. .length = (tlen+rlen)*8,
  73. .tx_buffer = spitest_slave_send+i,
  74. .rx_buffer = slave_rx_buffer,
  75. };
  76. memset(master_rx_buffer, 0x66, sizeof(master_rx_buffer));
  77. memset(slave_rx_buffer, 0x66, sizeof(slave_rx_buffer));
  78. TEST_ESP_OK(spi_slave_queue_trans(TEST_SLAVE_HOST, &slave_t, portMAX_DELAY));
  79. TEST_ESP_OK(spi_device_transmit(spi, &master_t));
  80. spi_slave_transaction_t* ret_t;
  81. TEST_ESP_OK(spi_slave_get_trans_result(TEST_SLAVE_HOST, &ret_t, portMAX_DELAY));
  82. TEST_ASSERT(ret_t == &slave_t);
  83. ESP_LOG_BUFFER_HEXDUMP("master tx", master_t.tx_buffer, tlen, ESP_LOG_INFO);
  84. ESP_LOG_BUFFER_HEXDUMP("slave rx", slave_t.rx_buffer, tlen+rlen, ESP_LOG_INFO);
  85. ESP_LOG_BUFFER_HEXDUMP("slave tx", slave_t.tx_buffer, tlen+rlen, ESP_LOG_INFO);
  86. ESP_LOG_BUFFER_HEXDUMP("master rx", master_t.rx_buffer, rlen, ESP_LOG_INFO);
  87. TEST_ASSERT_EQUAL_HEX8_ARRAY(master_t.tx_buffer, slave_t.rx_buffer, tlen);
  88. TEST_ASSERT_EQUAL_HEX8_ARRAY(slave_t.tx_buffer + tlen, master_t.rx_buffer, rlen);
  89. }
  90. spi_slave_free(TEST_SLAVE_HOST);
  91. master_free_device_bus(spi);
  92. }
  93. #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S2)
  94. //These tests are ESP32 only due to lack of runners
  95. /********************************************************************************
  96. * Test SIO Master & Slave
  97. ********************************************************************************/
  98. //if test_mosi is false, test on miso of slave, otherwise test on mosi of slave
  99. void test_sio_master_round(bool test_mosi)
  100. {
  101. spi_device_handle_t spi;
  102. WORD_ALIGNED_ATTR uint8_t rx_buffer[320];
  103. if (test_mosi) {
  104. ESP_LOGI(MASTER_TAG, "======== TEST MOSI ===========");
  105. } else {
  106. ESP_LOGI(MASTER_TAG, "======== TEST MISO ===========");
  107. }
  108. spi_bus_config_t bus_cfg = SPI_BUS_TEST_DEFAULT_CONFIG();
  109. if (!test_mosi) bus_cfg.mosi_io_num = bus_cfg.miso_io_num;
  110. bus_cfg.miso_io_num = -1;
  111. TEST_ESP_OK(spi_bus_initialize(TEST_SPI_HOST, &bus_cfg, 0));
  112. spi_device_interface_config_t dev_cfg = SPI_DEVICE_TEST_DEFAULT_CONFIG();
  113. dev_cfg.flags = SPI_DEVICE_HALFDUPLEX | SPI_DEVICE_3WIRE;
  114. dev_cfg.clock_speed_hz = 1*1000*1000;
  115. TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &spi));
  116. for (int i = 0; i < 8; i ++) {
  117. int tlen = i*2+1;
  118. int rlen = 9-i;
  119. spi_transaction_t t = {
  120. .length = tlen*8,
  121. .tx_buffer = spitest_master_send+i,
  122. .rxlength = rlen*8,
  123. .rx_buffer = rx_buffer+i,
  124. };
  125. memset(rx_buffer, 0x66, sizeof(rx_buffer));
  126. //get signal
  127. unity_wait_for_signal("slave ready");
  128. TEST_ESP_OK(spi_device_transmit(spi, &t));
  129. uint8_t* exp_ptr = spitest_slave_send+i;
  130. ESP_LOG_BUFFER_HEXDUMP("master tx", t.tx_buffer, tlen, ESP_LOG_INFO);
  131. ESP_LOG_BUFFER_HEXDUMP("exp tx", exp_ptr, rlen, ESP_LOG_INFO);
  132. ESP_LOG_BUFFER_HEXDUMP("master rx", t.rx_buffer, rlen, ESP_LOG_INFO);
  133. if (!test_mosi) {
  134. TEST_ASSERT_EQUAL_HEX8_ARRAY(exp_ptr+tlen, t.rx_buffer, rlen);
  135. }
  136. }
  137. master_free_device_bus(spi);
  138. }
  139. void test_sio_master(void)
  140. {
  141. test_sio_master_round(true);
  142. unity_send_signal("master ready");
  143. test_sio_master_round(false);
  144. }
  145. void test_sio_slave_round(bool test_mosi)
  146. {
  147. WORD_ALIGNED_ATTR uint8_t rx_buffer[320];
  148. if (test_mosi) {
  149. ESP_LOGI(SLAVE_TAG, "======== TEST MOSI ===========");
  150. } else {
  151. ESP_LOGI(SLAVE_TAG, "======== TEST MISO ===========");
  152. }
  153. spi_bus_config_t bus_cfg = SPI_BUS_TEST_DEFAULT_CONFIG();
  154. bus_cfg.mosi_io_num = spi_periph_signal[TEST_SLAVE_HOST].spid_iomux_pin;
  155. bus_cfg.miso_io_num = spi_periph_signal[TEST_SLAVE_HOST].spiq_iomux_pin;
  156. bus_cfg.sclk_io_num = spi_periph_signal[TEST_SLAVE_HOST].spiclk_iomux_pin;
  157. spi_slave_interface_config_t slv_cfg = SPI_SLAVE_TEST_DEFAULT_CONFIG();
  158. slv_cfg.spics_io_num = spi_periph_signal[TEST_SLAVE_HOST].spics0_iomux_pin;
  159. TEST_ESP_OK(spi_slave_initialize(TEST_SLAVE_HOST, &bus_cfg, &slv_cfg, 0));
  160. for (int i = 0; i < 8; i++) {
  161. int tlen = 9-i;
  162. int rlen = i*2+1;
  163. spi_slave_transaction_t t = {
  164. .length = (tlen+rlen)*8,
  165. .tx_buffer = spitest_slave_send+i,
  166. .rx_buffer = rx_buffer,
  167. };
  168. TEST_ESP_OK(spi_slave_queue_trans(TEST_SLAVE_HOST, &t, portMAX_DELAY));
  169. ESP_LOG_BUFFER_HEXDUMP("slave tx", t.tx_buffer, tlen+rlen, ESP_LOG_INFO);
  170. //send signal_idx
  171. unity_send_signal("slave ready");
  172. uint8_t *exp_ptr = spitest_master_send+i;
  173. spi_slave_transaction_t* ret_t;
  174. TEST_ESP_OK(spi_slave_get_trans_result(TEST_SLAVE_HOST, &ret_t, portMAX_DELAY));
  175. ESP_LOG_BUFFER_HEXDUMP("exp tx", exp_ptr, tlen+rlen, ESP_LOG_INFO);
  176. ESP_LOG_BUFFER_HEXDUMP("slave rx", t.rx_buffer, tlen+rlen, ESP_LOG_INFO);
  177. if (test_mosi) {
  178. TEST_ASSERT_EQUAL_HEX8_ARRAY(exp_ptr, t.rx_buffer, rlen);
  179. }
  180. }
  181. spi_slave_free(TEST_SLAVE_HOST);
  182. }
  183. void test_sio_slave(void)
  184. {
  185. test_sio_slave_round(true);
  186. unity_wait_for_signal("master ready");
  187. test_sio_slave_round(false);
  188. }
  189. TEST_CASE_MULTIPLE_DEVICES("sio mode", "[spi][test_env=Example_SPI_Multi_device]", test_sio_master, test_sio_slave);
  190. #endif