Kconfig 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516
  1. menu "ESP32S3-Specific"
  2. visible if IDF_TARGET_ESP32S3
  3. choice ESP32S3_DEFAULT_CPU_FREQ_MHZ
  4. prompt "CPU frequency"
  5. default ESP32S3_DEFAULT_CPU_FREQ_40 if IDF_ENV_FPGA
  6. default ESP32S3_DEFAULT_CPU_FREQ_160 if !IDF_ENV_FPGA
  7. help
  8. CPU frequency to be set on application startup.
  9. config ESP32S3_DEFAULT_CPU_FREQ_40
  10. bool "40 MHz"
  11. depends on IDF_ENV_FPGA
  12. config ESP32S3_DEFAULT_CPU_FREQ_80
  13. bool "80 MHz"
  14. config ESP32S3_DEFAULT_CPU_FREQ_160
  15. bool "160 MHz"
  16. config ESP32S3_DEFAULT_CPU_FREQ_240
  17. bool "240 MHz"
  18. endchoice
  19. config ESP32S3_DEFAULT_CPU_FREQ_MHZ
  20. int
  21. default 40 if ESP32S3_DEFAULT_CPU_FREQ_40
  22. default 80 if ESP32S3_DEFAULT_CPU_FREQ_80
  23. default 160 if ESP32S3_DEFAULT_CPU_FREQ_160
  24. default 240 if ESP32S3_DEFAULT_CPU_FREQ_240
  25. menu "Cache config"
  26. choice ESP32S3_INSTRUCTION_CACHE_SIZE
  27. prompt "Instruction cache size"
  28. default ESP32S3_INSTRUCTION_CACHE_16KB
  29. help
  30. Instruction cache size to be set on application startup.
  31. If you use 16KB instruction cache rather than 32KB instruction cache,
  32. then the other 16KB will be managed by heap allocator.
  33. config ESP32S3_INSTRUCTION_CACHE_16KB
  34. bool "16KB"
  35. config ESP32S3_INSTRUCTION_CACHE_32KB
  36. bool "32KB"
  37. endchoice
  38. config ESP32S3_INSTRUCTION_CACHE_SIZE
  39. hex
  40. default 0x4000 if ESP32S3_INSTRUCTION_CACHE_16KB
  41. default 0x8000 if ESP32S3_INSTRUCTION_CACHE_32KB
  42. choice ESP32S3_ICACHE_ASSOCIATED_WAYS
  43. prompt "Instruction cache associated ways"
  44. default ESP32S3_INSTRUCTION_CACHE_8WAYS
  45. help
  46. Instruction cache associated ways to be set on application startup.
  47. config ESP32S3_INSTRUCTION_CACHE_4WAYS
  48. bool "4 ways"
  49. config ESP32S3_INSTRUCTION_CACHE_8WAYS
  50. bool "8 ways"
  51. endchoice
  52. config ESP32S3_ICACHE_ASSOCIATED_WAYS
  53. int
  54. default 4 if ESP32S3_INSTRUCTION_CACHE_4WAYS
  55. default 8 if ESP32S3_INSTRUCTION_CACHE_8WAYS
  56. choice ESP32S3_INSTRUCTION_CACHE_LINE_SIZE
  57. prompt "Instruction cache line size"
  58. default ESP32S3_INSTRUCTION_CACHE_LINE_32B
  59. help
  60. Instruction cache line size to be set on application startup.
  61. config ESP32S3_INSTRUCTION_CACHE_LINE_16B
  62. bool "16 Bytes"
  63. depends on ESP32S3_INSTRUCTION_CACHE_16KB
  64. config ESP32S3_INSTRUCTION_CACHE_LINE_32B
  65. bool "32 Bytes"
  66. endchoice
  67. config ESP32S3_INSTRUCTION_CACHE_LINE_SIZE
  68. int
  69. default 16 if ESP32S3_INSTRUCTION_CACHE_LINE_16B
  70. default 32 if ESP32S3_INSTRUCTION_CACHE_LINE_32B
  71. config ESP32S3_INSTRUCTION_CACHE_WRAP
  72. bool "Enable instruction cache wrap mode"
  73. default "n"
  74. help
  75. If enabled, instruction cache will use wrap mode to read spi flash or spi ram.
  76. The wrap length equals to ESP32S3_INSTRUCTION_CACHE_LINE_SIZE.
  77. However, it depends on complex conditions.
  78. choice ESP32S3_DATA_CACHE_SIZE
  79. prompt "Data cache size"
  80. default ESP32S3_DATA_CACHE_32KB
  81. help
  82. Data cache size to be set on application startup.
  83. If you use 32KB data cache rather than 64KB data cache,
  84. the other 32KB will be added to the heap.
  85. config ESP32S3_DATA_CACHE_16KB
  86. bool "16KB"
  87. config ESP32S3_DATA_CACHE_32KB
  88. bool "32KB"
  89. config ESP32S3_DATA_CACHE_64KB
  90. bool "64KB"
  91. endchoice
  92. config ESP32S3_DATA_CACHE_SIZE
  93. hex
  94. default 0x4000 if ESP32S3_DATA_CACHE_16KB
  95. default 0x8000 if ESP32S3_DATA_CACHE_32KB
  96. default 0x10000 if ESP32S3_DATA_CACHE_64KB
  97. choice ESP32S3_DCACHE_ASSOCIATED_WAYS
  98. prompt "Data cache associated ways"
  99. default ESP32S3_DATA_CACHE_8WAYS
  100. help
  101. Data cache associated ways to be set on application startup.
  102. config ESP32S3_DATA_CACHE_4WAYS
  103. bool "4 ways"
  104. config ESP32S3_DATA_CACHE_8WAYS
  105. bool "8 ways"
  106. endchoice
  107. config ESP32S3_DCACHE_ASSOCIATED_WAYS
  108. int
  109. default 4 if ESP32S3_DATA_CACHE_4WAYS
  110. default 8 if ESP32S3_DATA_CACHE_8WAYS
  111. choice ESP32S3_DATA_CACHE_LINE_SIZE
  112. prompt "Data cache line size"
  113. default ESP32S3_DATA_CACHE_LINE_32B
  114. help
  115. Data cache line size to be set on application startup.
  116. config ESP32S3_DATA_CACHE_LINE_16B
  117. bool "16 Bytes"
  118. depends on ESP32S3_DATA_CACHE_16KB || ESP32S3_DATA_CACHE_32KB
  119. config ESP32S3_DATA_CACHE_LINE_32B
  120. bool "32 Bytes"
  121. endchoice
  122. config ESP32S3_DATA_CACHE_LINE_SIZE
  123. int
  124. default 16 if ESP32S3_DATA_CACHE_LINE_16B
  125. default 32 if ESP32S3_DATA_CACHE_LINE_32B
  126. config ESP32S3_DATA_CACHE_WRAP
  127. bool "Enable data cache wrap mode"
  128. default "n"
  129. help
  130. If enabled, data cache will use wrap mode to read spi flash or spi ram.
  131. The wrap length equals to ESP32S3_DATA_CACHE_LINE_SIZE.
  132. However, it depends on complex conditions.
  133. endmenu # Cache config
  134. # Hint: to support SPIRAM across multiple chips, check CONFIG_SPIRAM instead
  135. config ESP32S3_SPIRAM_SUPPORT
  136. bool "Support for external, SPI-connected RAM"
  137. default "n"
  138. select SPIRAM
  139. help
  140. This enables support for an external SPI RAM chip, connected in parallel with the
  141. main SPI flash chip.
  142. menu "SPI RAM config"
  143. depends on ESP32S3_SPIRAM_SUPPORT
  144. choice SPIRAM_TYPE
  145. prompt "Type of SPI RAM chip in use"
  146. default SPIRAM_TYPE_AUTO
  147. config SPIRAM_TYPE_AUTO
  148. bool "Auto-detect"
  149. config SPIRAM_TYPE_ESPPSRAM16
  150. bool "ESP-PSRAM16 or APS1604"
  151. config SPIRAM_TYPE_ESPPSRAM32
  152. bool "ESP-PSRAM32 or IS25WP032"
  153. config SPIRAM_TYPE_ESPPSRAM64
  154. bool "ESP-PSRAM64 or LY68L6400"
  155. endchoice
  156. config SPIRAM_SIZE
  157. int
  158. default -1 if SPIRAM_TYPE_AUTO
  159. default 2097152 if SPIRAM_TYPE_ESPPSRAM16
  160. default 4194304 if SPIRAM_TYPE_ESPPSRAM32
  161. default 8388608 if SPIRAM_TYPE_ESPPSRAM64
  162. default 0
  163. menu "PSRAM Clock and CS IO for ESP32S3"
  164. depends on ESP32S3_SPIRAM_SUPPORT
  165. config DEFAULT_PSRAM_CLK_IO
  166. int "PSRAM CLK IO number"
  167. range 0 33
  168. default 30
  169. help
  170. The PSRAM Clock IO can be any unused GPIO, please refer to your hardware design.
  171. config DEFAULT_PSRAM_CS_IO
  172. int "PSRAM CS IO number"
  173. range 0 33
  174. default 26
  175. help
  176. The PSRAM CS IO can be any unused GPIO, please refer to your hardware design.
  177. endmenu
  178. config SPIRAM_FETCH_INSTRUCTIONS
  179. bool "Cache fetch instructions from SPI RAM"
  180. default n
  181. help
  182. If enabled, instruction in flash will be copied into SPIRAM.
  183. If SPIRAM_RODATA also enabled, you can run the instruction when erasing or programming the flash.
  184. config SPIRAM_RODATA
  185. bool "Cache load read only data from SPI RAM"
  186. default n
  187. help
  188. If enabled, rodata in flash will be copied into SPIRAM.
  189. If SPIRAM_FETCH_INSTRUCTIONS is also enabled,
  190. you can run the instruction when erasing or programming the flash.
  191. choice SPIRAM_SPEED
  192. prompt "Set RAM clock speed"
  193. default SPIRAM_SPEED_40M
  194. help
  195. Select the speed for the SPI RAM chip.
  196. config SPIRAM_SPEED_80M
  197. bool "80MHz clock speed"
  198. config SPIRAM_SPEED_40M
  199. bool "40Mhz clock speed"
  200. config SPIRAM_SPEED_26M
  201. bool "26Mhz clock speed"
  202. config SPIRAM_SPEED_20M
  203. bool "20Mhz clock speed"
  204. endchoice
  205. # insert non-chip-specific items here
  206. source "$IDF_PATH/components/esp_common/Kconfig.spiram.common"
  207. endmenu
  208. config ESP32S3_MEMMAP_TRACEMEM
  209. bool
  210. default "n"
  211. config ESP32S3_MEMMAP_TRACEMEM_TWOBANKS
  212. bool
  213. default "n"
  214. config ESP32S3_TRAX
  215. bool "Use TRAX tracing feature"
  216. default "n"
  217. select ESP32S3_MEMMAP_TRACEMEM
  218. help
  219. The esp32-s3 contains a feature which allows you to trace the execution path the processor
  220. has taken through the program. This is stored in a chunk of 32K (16K for single-processor)
  221. of memory that can't be used for general purposes anymore. Disable this if you do not know
  222. what this is.
  223. config ESP32S3_TRAX_TWOBANKS
  224. bool "Reserve memory for tracing both pro as well as app cpu execution"
  225. default "n"
  226. depends on ESP32S3_TRAX && !FREERTOS_UNICORE
  227. select ESP32S3_MEMMAP_TRACEMEM_TWOBANKS
  228. help
  229. The esp32-s3 contains a feature which allows you to trace the execution path the processor
  230. has taken through the program. This is stored in a chunk of 32K (16K for single-processor)
  231. of memory that can't be used for general purposes anymore. Disable this if you do not know
  232. what this is.
  233. config ESP32S3_TRACEMEM_RESERVE_DRAM
  234. hex
  235. default 0x8000 if ESP32S3_MEMMAP_TRACEMEM && ESP32S3_MEMMAP_TRACEMEM_TWOBANKS
  236. default 0x4000 if ESP32S3_MEMMAP_TRACEMEM && !ESP32S3_MEMMAP_TRACEMEM_TWOBANKS
  237. default 0x0
  238. choice ESP32S3_UNIVERSAL_MAC_ADDRESSES
  239. bool "Number of universally administered (by IEEE) MAC address"
  240. default ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR
  241. help
  242. Configure the number of universally administered (by IEEE) MAC addresses.
  243. During initialization, MAC addresses for each network interface are generated or derived from a
  244. single base MAC address.
  245. If the number of universal MAC addresses is four, all four interfaces (WiFi station, WiFi softap,
  246. Bluetooth and Ethernet) receive a universally administered MAC address. These are generated
  247. sequentially by adding 0, 1, 2 and 3 (respectively) to the final octet of the base MAC address.
  248. If the number of universal MAC addresses is two, only two interfaces (WiFi station and Bluetooth)
  249. receive a universally administered MAC address. These are generated sequentially by adding 0
  250. and 1 (respectively) to the base MAC address. The remaining two interfaces (WiFi softap and Ethernet)
  251. receive local MAC addresses. These are derived from the universal WiFi station and Bluetooth MAC
  252. addresses, respectively.
  253. When using the default (Espressif-assigned) base MAC address, either setting can be used. When using
  254. a custom universal MAC address range, the correct setting will depend on the allocation of MAC
  255. addresses in this range (either 2 or 4 per device.)
  256. config ESP32S3_UNIVERSAL_MAC_ADDRESSES_TWO
  257. bool "Two"
  258. select ESP_MAC_ADDR_UNIVERSE_WIFI_STA
  259. select ESP_MAC_ADDR_UNIVERSE_BT
  260. config ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR
  261. bool "Four"
  262. select ESP_MAC_ADDR_UNIVERSE_WIFI_STA
  263. select ESP_MAC_ADDR_UNIVERSE_WIFI_AP
  264. select ESP_MAC_ADDR_UNIVERSE_BT
  265. select ESP_MAC_ADDR_UNIVERSE_ETH
  266. endchoice
  267. config ESP32S3_UNIVERSAL_MAC_ADDRESSES
  268. int
  269. default 2 if ESP32S3_UNIVERSAL_MAC_ADDRESSES_TWO
  270. default 4 if ESP32S3_UNIVERSAL_MAC_ADDRESSES_FOUR
  271. config ESP32S3_ULP_COPROC_ENABLED
  272. bool "Enable Ultra Low Power (ULP) Coprocessor"
  273. default "n"
  274. help
  275. Set to 'y' if you plan to load a firmware for the coprocessor.
  276. If this option is enabled, further coprocessor configuration will appear in the Components menu.
  277. config ESP32S3_ULP_COPROC_RESERVE_MEM
  278. int
  279. prompt "RTC slow memory reserved for coprocessor" if ESP32S3_ULP_COPROC_ENABLED
  280. default 512 if ESP32S3_ULP_COPROC_ENABLED
  281. range 32 8176 if ESP32S3_ULP_COPROC_ENABLED
  282. default 0 if !ESP32S3_ULP_COPROC_ENABLED
  283. range 0 0 if !ESP32S3_ULP_COPROC_ENABLED
  284. help
  285. Bytes of memory to reserve for ULP coprocessor firmware & data.
  286. Data is reserved at the beginning of RTC slow memory.
  287. config ESP32S3_DEBUG_OCDAWARE
  288. bool "Make exception and panic handlers JTAG/OCD aware"
  289. default y
  290. select FREERTOS_DEBUG_OCDAWARE
  291. help
  292. The FreeRTOS panic and unhandled exception handers can detect a JTAG OCD debugger and
  293. instead of panicking, have the debugger stop on the offending instruction.
  294. config ESP32S3_DEBUG_STUBS_ENABLE
  295. bool "OpenOCD debug stubs"
  296. default COMPILER_OPTIMIZATION_LEVEL_DEBUG
  297. depends on !ESP32S3_TRAX
  298. help
  299. Debug stubs are used by OpenOCD to execute pre-compiled onboard code which does some useful debugging,
  300. e.g. GCOV data dump.
  301. config ESP32S3_BROWNOUT_DET
  302. bool "Hardware brownout detect & reset"
  303. default y
  304. help
  305. The ESP32-S3 has a built-in brownout detector which can detect if the voltage is lower than
  306. a specific value. If this happens, it will reset the chip in order to prevent unintended
  307. behaviour.
  308. choice ESP32S3_BROWNOUT_DET_LVL_SEL
  309. prompt "Brownout voltage level"
  310. depends on ESP32S3_BROWNOUT_DET
  311. default ESP32S3_BROWNOUT_DET_LVL_SEL_7
  312. help
  313. The brownout detector will reset the chip when the supply voltage is approximately
  314. below this level. Note that there may be some variation of brownout voltage level
  315. between each ESP3-S3 chip.
  316. #The voltage levels here are estimates, more work needs to be done to figure out the exact voltages
  317. #of the brownout threshold levels.
  318. config ESP32S3_BROWNOUT_DET_LVL_SEL_7
  319. bool "2.44V"
  320. config ESP32S3_BROWNOUT_DET_LVL_SEL_6
  321. bool "2.56V"
  322. config ESP32S3_BROWNOUT_DET_LVL_SEL_5
  323. bool "2.67V"
  324. config ESP32S3_BROWNOUT_DET_LVL_SEL_4
  325. bool "2.84V"
  326. config ESP32S3_BROWNOUT_DET_LVL_SEL_3
  327. bool "2.98V"
  328. config ESP32S3_BROWNOUT_DET_LVL_SEL_2
  329. bool "3.19V"
  330. config ESP32S3_BROWNOUT_DET_LVL_SEL_1
  331. bool "3.30V"
  332. endchoice
  333. config ESP32S3_BROWNOUT_DET_LVL
  334. int
  335. default 1 if ESP32S3_BROWNOUT_DET_LVL_SEL_1
  336. default 2 if ESP32S3_BROWNOUT_DET_LVL_SEL_2
  337. default 3 if ESP32S3_BROWNOUT_DET_LVL_SEL_3
  338. default 4 if ESP32S3_BROWNOUT_DET_LVL_SEL_4
  339. default 5 if ESP32S3_BROWNOUT_DET_LVL_SEL_5
  340. default 6 if ESP32S3_BROWNOUT_DET_LVL_SEL_6
  341. default 7 if ESP32S3_BROWNOUT_DET_LVL_SEL_7
  342. # Note about the use of "FRC1" name: currently FRC1 timer is not used for
  343. # high resolution timekeeping anymore. Instead the esp_timer API, implemented
  344. # using FRC2 timer, is used.
  345. # FRC1 name in the option name is kept for compatibility.
  346. choice ESP32S3_TIME_SYSCALL
  347. prompt "Timers used for gettimeofday function"
  348. default ESP32S3_TIME_SYSCALL_USE_RTC_FRC1
  349. help
  350. This setting defines which hardware timers are used to
  351. implement 'gettimeofday' and 'time' functions in C library.
  352. - If both high-resolution and RTC timers are used, timekeeping will
  353. continue in deep sleep. Time will be reported at 1 microsecond
  354. resolution. This is the default, and the recommended option.
  355. - If only high-resolution timer is used, gettimeofday will
  356. provide time at microsecond resolution.
  357. Time will not be preserved when going into deep sleep mode.
  358. - If only RTC timer is used, timekeeping will continue in
  359. deep sleep, but time will be measured at 6.(6) microsecond
  360. resolution. Also the gettimeofday function itself may take
  361. longer to run.
  362. - If no timers are used, gettimeofday and time functions
  363. return -1 and set errno to ENOSYS.
  364. - When RTC is used for timekeeping, two RTC_STORE registers are
  365. used to keep time in deep sleep mode.
  366. config ESP32S3_TIME_SYSCALL_USE_RTC_FRC1
  367. bool "RTC and high-resolution timer"
  368. select ESP_TIME_FUNCS_USE_RTC_TIMER
  369. select ESP_TIME_FUNCS_USE_ESP_TIMER
  370. config ESP32S3_TIME_SYSCALL_USE_RTC
  371. bool "RTC"
  372. select ESP_TIME_FUNCS_USE_RTC_TIMER
  373. config ESP32S3_TIME_SYSCALL_USE_FRC1
  374. bool "High-resolution timer"
  375. select ESP_TIME_FUNCS_USE_ESP_TIMER
  376. config ESP32S3_TIME_SYSCALL_USE_NONE
  377. bool "None"
  378. select ESP_TIME_FUNCS_USE_NONE
  379. endchoice
  380. choice ESP32S3_RTC_CLK_SRC
  381. prompt "RTC clock source"
  382. default ESP32S3_RTC_CLK_SRC_INT_RC
  383. help
  384. Choose which clock is used as RTC clock source.
  385. config ESP32S3_RTC_CLK_SRC_INT_RC
  386. bool "Internal 150kHz RC oscillator"
  387. config ESP32S3_RTC_CLK_SRC_EXT_CRYS
  388. bool "External 32kHz crystal"
  389. select ESP_SYSTEM_RTC_EXT_XTAL
  390. config ESP32S3_RTC_CLK_SRC_EXT_OSC
  391. bool "External 32kHz oscillator at 32K_XP pin"
  392. config ESP32S3_RTC_CLK_SRC_INT_8MD256
  393. bool "Internal 8MHz oscillator, divided by 256 (~32kHz)"
  394. endchoice
  395. config ESP32S3_RTC_CLK_CAL_CYCLES
  396. int "Number of cycles for RTC_SLOW_CLK calibration"
  397. default 3000 if ESP32S3_RTC_CLK_SRC_EXT_CRYS || ESP32S3_RTC_CLK_SRC_EXT_OSC || ESP32S3_RTC_CLK_SRC_INT_8MD256
  398. default 1024 if ESP32S3_RTC_CLK_SRC_INT_RC
  399. range 0 125000
  400. help
  401. When the startup code initializes RTC_SLOW_CLK, it can perform
  402. calibration by comparing the RTC_SLOW_CLK frequency with main XTAL
  403. frequency. This option sets the number of RTC_SLOW_CLK cycles measured
  404. by the calibration routine. Higher numbers increase calibration
  405. precision, which may be important for applications which spend a lot of
  406. time in deep sleep. Lower numbers reduce startup time.
  407. When this option is set to 0, clock calibration will not be performed at
  408. startup, and approximate clock frequencies will be assumed:
  409. - 150000 Hz if internal RC oscillator is used as clock source. For this use value 1024.
  410. - 32768 Hz if the 32k crystal oscillator is used. For this use value 3000 or more.
  411. In case more value will help improve the definition of the launch of the crystal.
  412. If the crystal could not start, it will be switched to internal RC.
  413. config ESP32S3_NO_BLOBS
  414. bool "No Binary Blobs"
  415. depends on !BT_ENABLED
  416. default n
  417. help
  418. If enabled, this disables the linking of binary libraries in the application build. Note
  419. that after enabling this Wi-Fi/Bluetooth will not work.
  420. config ESP32S3_RTCDATA_IN_FAST_MEM
  421. bool "Place RTC_DATA_ATTR and RTC_RODATA_ATTR variables into RTC fast memory segment"
  422. default n
  423. help
  424. This option allows to place .rtc_data and .rtc_rodata sections into
  425. RTC fast memory segment to free the slow memory region for ULP programs.
  426. config ESP32S3_USE_FIXED_STATIC_RAM_SIZE
  427. bool "Use fixed static RAM size"
  428. default n
  429. help
  430. If this option is disabled, the DRAM part of the heap starts right after the .bss section,
  431. within the dram0_0 region. As a result, adding or removing some static variables
  432. will change the available heap size.
  433. If this option is enabled, the DRAM part of the heap starts right after the dram0_0 region,
  434. where its length is set with ESP32S3_FIXED_STATIC_RAM_SIZE
  435. config ESP32S3_FIXED_STATIC_RAM_SIZE
  436. hex "Fixed Static RAM size"
  437. default 0x10000
  438. range 0 0x34000
  439. depends on ESP32S3_USE_FIXED_STATIC_RAM_SIZE
  440. help
  441. RAM size dedicated for static variables (.data & .bss sections).
  442. endmenu # ESP32S3-Specific