spi_flash_hal_iram.c 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203
  1. // Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
  2. //
  3. // Licensed under the Apache License, Version 2.0 (the "License");
  4. // you may not use this file except in compliance with the License.
  5. // You may obtain a copy of the License at
  6. //
  7. // http://www.apache.org/licenses/LICENSE-2.0
  8. //
  9. // Unless required by applicable law or agreed to in writing, software
  10. // distributed under the License is distributed on an "AS IS" BASIS,
  11. // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  12. // See the License for the specific language governing permissions and
  13. // limitations under the License.
  14. #include "sdkconfig.h"
  15. #include "hal/spi_flash_hal.h"
  16. #if SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND
  17. void spi_flash_hal_setup_auto_suspend_mode(spi_flash_host_inst_t *host);
  18. void spi_flash_hal_disable_auto_resume_mode(spi_flash_host_inst_t *host);
  19. void spi_flash_hal_disable_auto_suspend_mode(spi_flash_host_inst_t *host);
  20. void spi_flash_hal_setup_auto_resume_mode(spi_flash_host_inst_t *host);
  21. #endif //SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND
  22. #ifndef CONFIG_SPI_FLASH_ROM_IMPL
  23. #include "spi_flash_hal_common.inc"
  24. // HAL for
  25. // - MEMSPI
  26. // - SPI1~3 on ESP32/S2/S3/C3
  27. // The common part is in spi_flash_hal_common.inc
  28. void spi_flash_hal_erase_chip(spi_flash_host_inst_t *host)
  29. {
  30. spi_dev_t *dev = get_spi_dev(host);
  31. spi_flash_ll_erase_chip(dev);
  32. #if SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE
  33. if((((spi_flash_hal_context_t*)host)->flags & SPI_FLASH_HOST_CONTEXT_FLAG_AUTO_SUSPEND) == 0) {
  34. host->driver->poll_cmd_done(host);
  35. }
  36. #else
  37. host->driver->poll_cmd_done(host);
  38. #endif
  39. }
  40. // Only support 24bit address
  41. void spi_flash_hal_erase_sector(spi_flash_host_inst_t *host, uint32_t start_address)
  42. {
  43. spi_dev_t *dev = get_spi_dev(host);
  44. spi_flash_ll_set_addr_bitlen(dev, 24);
  45. spi_flash_ll_set_address(dev, start_address & ADDRESS_MASK_24BIT);
  46. spi_flash_ll_erase_sector(dev);
  47. #if SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE
  48. if((((spi_flash_hal_context_t*)host)->flags & SPI_FLASH_HOST_CONTEXT_FLAG_AUTO_SUSPEND) == 0) {
  49. host->driver->poll_cmd_done(host);
  50. }
  51. #else
  52. host->driver->poll_cmd_done(host);
  53. #endif
  54. }
  55. // Only support 24bit address
  56. void spi_flash_hal_erase_block(spi_flash_host_inst_t *host, uint32_t start_address)
  57. {
  58. spi_dev_t *dev = get_spi_dev(host);
  59. spi_flash_ll_set_addr_bitlen(dev, 24);
  60. spi_flash_ll_set_address(dev, start_address & ADDRESS_MASK_24BIT);
  61. spi_flash_ll_erase_block(dev);
  62. #if SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE
  63. if((((spi_flash_hal_context_t*)host)->flags & SPI_FLASH_HOST_CONTEXT_FLAG_AUTO_SUSPEND) == 0) {
  64. host->driver->poll_cmd_done(host);
  65. }
  66. #else
  67. host->driver->poll_cmd_done(host);
  68. #endif
  69. }
  70. // Only support 24bit address
  71. void spi_flash_hal_program_page(spi_flash_host_inst_t *host, const void *buffer, uint32_t address, uint32_t length)
  72. {
  73. spi_dev_t *dev = get_spi_dev(host);
  74. spi_flash_ll_set_addr_bitlen(dev, 24);
  75. spi_flash_ll_set_address(dev, (address & ADDRESS_MASK_24BIT) | (length << 24));
  76. spi_flash_ll_program_page(dev, buffer, length);
  77. host->driver->poll_cmd_done(host);
  78. }
  79. esp_err_t spi_flash_hal_set_write_protect(spi_flash_host_inst_t *host, bool wp)
  80. {
  81. spi_dev_t *dev = get_spi_dev(host);
  82. spi_flash_ll_set_write_protect(dev, wp);
  83. host->driver->poll_cmd_done(host);
  84. return ESP_OK;
  85. }
  86. #else // defined CONFIG_SPI_FLASH_ROM_IMPL
  87. static inline spi_dev_t *get_spi_dev(spi_flash_host_inst_t *host)
  88. {
  89. return ((spi_flash_hal_context_t*)host)->spi;
  90. }
  91. static inline int get_host_id(spi_flash_host_inst_t* host)
  92. {
  93. spi_dev_t *dev = get_spi_dev(host);
  94. return spi_flash_ll_hw_get_id(dev);
  95. }
  96. #endif // !CONFIG_SPI_FLASH_ROM_IMPL
  97. uint32_t spi_flash_hal_check_status(spi_flash_host_inst_t *host)
  98. {
  99. spi_dev_t *dev = get_spi_dev(host);
  100. uint32_t status = spi_flash_ll_host_idle(dev);
  101. #if SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE
  102. uint32_t sus_status = spimem_flash_ll_sus_status((spi_mem_dev_t*)dev) << 1;
  103. #else
  104. uint32_t sus_status = 0;
  105. #endif
  106. // Not clear if this is necessary, or only necessary if
  107. // chip->spi == SPI1. But probably doesn't hurt...
  108. if ((void*) dev == spi_flash_ll_get_hw(SPI1_HOST)) {
  109. #if CONFIG_IDF_TARGET_ESP32
  110. status &= spi_flash_ll_host_idle(&SPI0);
  111. #endif
  112. }
  113. //status and sus_status should be mutual exclusion
  114. return (status | sus_status);
  115. }
  116. esp_err_t spi_flash_hal_setup_read_suspend(spi_flash_host_inst_t *host, const spi_flash_sus_cmd_conf *sus_conf)
  117. {
  118. #if SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND
  119. spi_mem_dev_t *dev = (spi_mem_dev_t *)spi_flash_ll_get_hw(SPI1_HOST);
  120. spi_flash_hal_context_t* ctx = (spi_flash_hal_context_t*)host;
  121. memcpy(&(ctx->sus_cfg), sus_conf, sizeof(spi_flash_sus_cmd_conf));
  122. spimem_flash_ll_set_read_sus_status(dev, sus_conf->sus_mask);
  123. spimem_flash_ll_suspend_cmd_setup(dev, sus_conf->sus_cmd);
  124. spimem_flash_ll_resume_cmd_setup(dev, sus_conf->res_cmd);
  125. spimem_flash_ll_rd_sus_cmd_setup(dev, sus_conf->cmd_rdsr);
  126. #endif // SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND
  127. return ESP_OK;
  128. }
  129. #if SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND
  130. void spi_flash_hal_setup_auto_suspend_mode(spi_flash_host_inst_t *host)
  131. {
  132. spi_mem_dev_t *dev = (spi_mem_dev_t*)spi_flash_ll_get_hw(SPI1_HOST);
  133. spimem_flash_ll_auto_wait_idle_init(dev, true);
  134. spimem_flash_ll_auto_suspend_init(dev, true);
  135. #if SOC_SPI_MEM_SUPPORT_CHECK_SUS
  136. spimem_flash_ll_sus_check_sus_setup(dev, true);
  137. #endif
  138. }
  139. void spi_flash_hal_setup_auto_resume_mode(spi_flash_host_inst_t *host)
  140. {
  141. spi_mem_dev_t *dev = (spi_mem_dev_t*)spi_flash_ll_get_hw(SPI1_HOST);
  142. spimem_flash_ll_auto_resume_init(dev, true);
  143. #if SOC_SPI_MEM_SUPPORT_CHECK_SUS
  144. spimem_flash_ll_res_check_sus_setup(dev, true);
  145. #endif
  146. }
  147. void spi_flash_hal_disable_auto_suspend_mode(spi_flash_host_inst_t *host)
  148. {
  149. spi_mem_dev_t *dev = (spi_mem_dev_t *)spi_flash_ll_get_hw(SPI1_HOST);
  150. spimem_flash_ll_auto_wait_idle_init(dev, false);
  151. spimem_flash_ll_auto_suspend_init(dev, false);
  152. #if SOC_SPI_MEM_SUPPORT_CHECK_SUS
  153. spimem_flash_ll_sus_check_sus_setup(dev, false);
  154. #endif
  155. }
  156. void spi_flash_hal_disable_auto_resume_mode(spi_flash_host_inst_t *host)
  157. {
  158. spi_mem_dev_t *dev = (spi_mem_dev_t*)spi_flash_ll_get_hw(SPI1_HOST);
  159. spimem_flash_ll_auto_resume_init(dev, false);
  160. #if SOC_SPI_MEM_SUPPORT_CHECK_SUS
  161. spimem_flash_ll_res_check_sus_setup(dev, false);
  162. #endif
  163. }
  164. #endif // SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND
  165. void spi_flash_hal_resume(spi_flash_host_inst_t *host)
  166. {
  167. #if SOC_SPI_MEM_SUPPORT_SW_SUSPEND
  168. spimem_flash_ll_resume((spi_mem_dev_t*)(((spi_flash_hal_context_t *)host)->spi));
  169. #else
  170. abort();
  171. #endif
  172. }
  173. void spi_flash_hal_suspend(spi_flash_host_inst_t *host)
  174. {
  175. #if SOC_SPI_MEM_SUPPORT_SW_SUSPEND
  176. spimem_flash_ll_suspend((spi_mem_dev_t *)(((spi_flash_hal_context_t *)host)->spi));
  177. #else
  178. abort();
  179. #endif
  180. }