dac.c 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132
  1. /*
  2. * SPDX-FileCopyrightText: 2019-2021 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #include <string.h>
  7. #include "esp_log.h"
  8. #include "esp_err.h"
  9. #include "esp_check.h"
  10. #include "esp_pm.h"
  11. #include "freertos/FreeRTOS.h"
  12. #include "freertos/semphr.h"
  13. #include "freertos/timers.h"
  14. #include "driver/rtc_io.h"
  15. #include "driver/dac.h"
  16. #include "soc/dac_periph.h"
  17. #include "hal/dac_hal.h"
  18. static const char *TAG = "DAC";
  19. extern portMUX_TYPE rtc_spinlock; //TODO: Will be placed in the appropriate position after the rtc module is finished.
  20. #define DAC_ENTER_CRITICAL() portENTER_CRITICAL(&rtc_spinlock)
  21. #define DAC_EXIT_CRITICAL() portEXIT_CRITICAL(&rtc_spinlock)
  22. #ifdef CONFIG_PM_ENABLE
  23. static esp_pm_lock_handle_t s_dac_digi_lock = NULL;
  24. #endif //CONFIG_PM_ENABLE
  25. /*---------------------------------------------------------------
  26. Digital controller setting
  27. ---------------------------------------------------------------*/
  28. esp_err_t dac_digi_init(void)
  29. {
  30. DAC_ENTER_CRITICAL();
  31. dac_hal_digi_init();
  32. DAC_EXIT_CRITICAL();
  33. return ESP_OK;
  34. }
  35. esp_err_t dac_digi_deinit(void)
  36. {
  37. #ifdef CONFIG_PM_ENABLE
  38. if (s_dac_digi_lock) {
  39. esp_pm_lock_delete(s_dac_digi_lock);
  40. s_dac_digi_lock = NULL;
  41. }
  42. #endif
  43. DAC_ENTER_CRITICAL();
  44. dac_hal_digi_deinit();
  45. DAC_EXIT_CRITICAL();
  46. return ESP_OK;
  47. }
  48. esp_err_t dac_digi_controller_config(const dac_digi_config_t *cfg)
  49. {
  50. ESP_RETURN_ON_FALSE(cfg->mode < DAC_CONV_MAX, ESP_ERR_INVALID_ARG, TAG, "DAC mode error");
  51. ESP_RETURN_ON_FALSE(cfg->interval > 0 && cfg->interval < 4096, ESP_ERR_INVALID_ARG, TAG, "DAC interval error");
  52. ESP_RETURN_ON_FALSE(cfg->dig_clk.div_num < 256, ESP_ERR_INVALID_ARG, TAG, "DAC clk div_num error");
  53. ESP_RETURN_ON_FALSE(cfg->dig_clk.div_b > 0 && cfg->dig_clk.div_b < 64, ESP_ERR_INVALID_ARG, TAG, "DAC clk div_b error");
  54. ESP_RETURN_ON_FALSE(cfg->dig_clk.div_a < 64, ESP_ERR_INVALID_ARG, TAG, "DAC clk div_a error");
  55. #ifdef CONFIG_PM_ENABLE
  56. esp_err_t err;
  57. if (s_dac_digi_lock == NULL) {
  58. if (cfg->dig_clk.use_apll) {
  59. err = esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, "dac_dma", &s_dac_digi_lock);
  60. } else {
  61. err = esp_pm_lock_create(ESP_PM_APB_FREQ_MAX, 0, "dac_dma", &s_dac_digi_lock);
  62. }
  63. if (err != ESP_OK) {
  64. s_dac_digi_lock = NULL;
  65. ESP_LOGE(TAG, "DAC-DMA pm lock error");
  66. return err;
  67. }
  68. }
  69. #endif //CONFIG_PM_ENABLE
  70. DAC_ENTER_CRITICAL();
  71. dac_hal_digi_controller_config(cfg);
  72. DAC_EXIT_CRITICAL();
  73. return ESP_OK;
  74. }
  75. esp_err_t dac_digi_start(void)
  76. {
  77. #ifdef CONFIG_PM_ENABLE
  78. ESP_RETURN_ON_FALSE(s_dac_digi_lock, ESP_FAIL, TAG, "Should start after call `dac_digi_controller_config`");
  79. esp_pm_lock_acquire(s_dac_digi_lock);
  80. #endif
  81. DAC_ENTER_CRITICAL();
  82. dac_hal_digi_start();
  83. DAC_EXIT_CRITICAL();
  84. return ESP_OK;
  85. }
  86. esp_err_t dac_digi_stop(void)
  87. {
  88. #ifdef CONFIG_PM_ENABLE
  89. if (s_dac_digi_lock) {
  90. esp_pm_lock_release(s_dac_digi_lock);
  91. }
  92. #endif
  93. DAC_ENTER_CRITICAL();
  94. dac_hal_digi_stop();
  95. DAC_EXIT_CRITICAL();
  96. return ESP_OK;
  97. }
  98. esp_err_t dac_digi_fifo_reset(void)
  99. {
  100. DAC_ENTER_CRITICAL();
  101. dac_hal_digi_fifo_reset();
  102. DAC_EXIT_CRITICAL();
  103. return ESP_OK;
  104. }
  105. esp_err_t dac_digi_reset(void)
  106. {
  107. DAC_ENTER_CRITICAL();
  108. dac_hal_digi_reset();
  109. DAC_EXIT_CRITICAL();
  110. return ESP_OK;
  111. }