i2c_bbpll.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. /*
  2. * SPDX-FileCopyrightText: 2020-2021 Espressif Systems (Shanghai) CO LTD
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. */
  6. #pragma once
  7. /**
  8. * @file i2c_apll.h
  9. * @brief Register definitions for digital PLL (BBPLL)
  10. *
  11. * This file lists register fields of BBPLL, located on an internal configuration
  12. * bus. These definitions are used via macros defined in i2c_rtc_clk.h, by
  13. * rtc_clk_cpu_freq_set function in rtc_clk.c.
  14. */
  15. #define I2C_BBPLL 0x66
  16. #define I2C_BBPLL_HOSTID 0
  17. #define I2C_BBPLL_IR_CAL_DELAY 0
  18. #define I2C_BBPLL_IR_CAL_DELAY_MSB 3
  19. #define I2C_BBPLL_IR_CAL_DELAY_LSB 0
  20. #define I2C_BBPLL_IR_CAL_CK_DIV 0
  21. #define I2C_BBPLL_IR_CAL_CK_DIV_MSB 7
  22. #define I2C_BBPLL_IR_CAL_CK_DIV_LSB 4
  23. #define I2C_BBPLL_IR_CAL_EXT_CAP 1
  24. #define I2C_BBPLL_IR_CAL_EXT_CAP_MSB 3
  25. #define I2C_BBPLL_IR_CAL_EXT_CAP_LSB 0
  26. #define I2C_BBPLL_IR_CAL_ENX_CAP 1
  27. #define I2C_BBPLL_IR_CAL_ENX_CAP_MSB 4
  28. #define I2C_BBPLL_IR_CAL_ENX_CAP_LSB 4
  29. #define I2C_BBPLL_IR_CAL_RSTB 1
  30. #define I2C_BBPLL_IR_CAL_RSTB_MSB 5
  31. #define I2C_BBPLL_IR_CAL_RSTB_LSB 5
  32. #define I2C_BBPLL_IR_CAL_START 1
  33. #define I2C_BBPLL_IR_CAL_START_MSB 6
  34. #define I2C_BBPLL_IR_CAL_START_LSB 6
  35. #define I2C_BBPLL_IR_CAL_UNSTOP 1
  36. #define I2C_BBPLL_IR_CAL_UNSTOP_MSB 7
  37. #define I2C_BBPLL_IR_CAL_UNSTOP_LSB 7
  38. #define I2C_BBPLL_OC_REF_DIV 2
  39. #define I2C_BBPLL_OC_REF_DIV_MSB 3
  40. #define I2C_BBPLL_OC_REF_DIV_LSB 0
  41. #define I2C_BBPLL_OC_DIV 3
  42. #define I2C_BBPLL_OC_DIV_MSB 5
  43. #define I2C_BBPLL_OC_DIV_LSB 0
  44. #define I2C_BBPLL_OC_CHGP_DCUR 4
  45. #define I2C_BBPLL_OC_CHGP_DCUR_MSB 2
  46. #define I2C_BBPLL_OC_CHGP_DCUR_LSB 0
  47. #define I2C_BBPLL_OC_BUFF_DCUR 4
  48. #define I2C_BBPLL_OC_BUFF_DCUR_MSB 5
  49. #define I2C_BBPLL_OC_BUFF_DCUR_LSB 3
  50. #define I2C_BBPLL_OC_TSCHGP 4
  51. #define I2C_BBPLL_OC_TSCHGP_MSB 6
  52. #define I2C_BBPLL_OC_TSCHGP_LSB 6
  53. #define I2C_BBPLL_OC_ENB_FCAL 4
  54. #define I2C_BBPLL_OC_ENB_FCAL_MSB 7
  55. #define I2C_BBPLL_OC_ENB_FCAL_LSB 7
  56. #define I2C_BBPLL_OC_LPF_DR 5
  57. #define I2C_BBPLL_OC_LPF_DR_MSB 1
  58. #define I2C_BBPLL_OC_LPF_DR_LSB 0
  59. #define I2C_BBPLL_OC_VCO_DCUR 5
  60. #define I2C_BBPLL_OC_VCO_DCUR_MSB 3
  61. #define I2C_BBPLL_OC_VCO_DCUR_LSB 2
  62. #define I2C_BBPLL_OC_DHREF_SEL 5
  63. #define I2C_BBPLL_OC_DHREF_SEL_MSB 5
  64. #define I2C_BBPLL_OC_DHREF_SEL_LSB 4
  65. #define I2C_BBPLL_OC_DLREF_SEL 5
  66. #define I2C_BBPLL_OC_DLREF_SEL_MSB 7
  67. #define I2C_BBPLL_OC_DLREF_SEL_LSB 6
  68. #define I2C_BBPLL_OR_CAL_CAP 8
  69. #define I2C_BBPLL_OR_CAL_CAP_MSB 3
  70. #define I2C_BBPLL_OR_CAL_CAP_LSB 0
  71. #define I2C_BBPLL_OR_CAL_UDF 8
  72. #define I2C_BBPLL_OR_CAL_UDF_MSB 4
  73. #define I2C_BBPLL_OR_CAL_UDF_LSB 4
  74. #define I2C_BBPLL_OR_CAL_OVF 8
  75. #define I2C_BBPLL_OR_CAL_OVF_MSB 5
  76. #define I2C_BBPLL_OR_CAL_OVF_LSB 5
  77. #define I2C_BBPLL_OR_CAL_END 8
  78. #define I2C_BBPLL_OR_CAL_END_MSB 6
  79. #define I2C_BBPLL_OR_CAL_END_LSB 6
  80. #define I2C_BBPLL_OR_LOCK 8
  81. #define I2C_BBPLL_OR_LOCK_MSB 7
  82. #define I2C_BBPLL_OR_LOCK_LSB 7
  83. #define I2C_BBPLL_DTEST 10
  84. #define I2C_BBPLL_DTEST_MSB 1
  85. #define I2C_BBPLL_DTEST_LSB 0
  86. #define I2C_BBPLL_ENT_PLL 10
  87. #define I2C_BBPLL_ENT_PLL_MSB 2
  88. #define I2C_BBPLL_ENT_PLL_LSB 2
  89. #define I2C_BBPLL_DIV_CPU 10
  90. #define I2C_BBPLL_DIV_CPU_MSB 3
  91. #define I2C_BBPLL_DIV_CPU_LSB 3