trap.c 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225
  1. /*
  2. * Copyright (c) 2006-2020, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Date Author Notes
  7. * 2018-10-06 ZhaoXiaowei the first version
  8. */
  9. #include <rtthread.h>
  10. #include <rthw.h>
  11. #include "interrupt.h"
  12. #include "armv8.h"
  13. extern struct rt_thread *rt_current_thread;
  14. #ifdef RT_USING_FINSH
  15. extern long list_thread(void);
  16. #endif
  17. /**
  18. * this function will show registers of CPU
  19. *
  20. * @param regs the registers point
  21. */
  22. void rt_hw_show_register(struct rt_hw_exp_stack *regs)
  23. {
  24. rt_kprintf("Execption:\n");
  25. rt_kprintf("r00:0x%16.16llx r01:0x%16.16llx r02:0x%16.16llx r03:0x%16.16llx\n", regs->x0, regs->x1, regs->x2, regs->x3);
  26. rt_kprintf("r04:0x%16.16llx r05:0x%16.16llx r06:0x%16.16llx r07:0x%16.16llx\n", regs->x4, regs->x5, regs->x6, regs->x7);
  27. rt_kprintf("r08:0x%16.16llx r09:0x%16.16llx r10:0x%16.16llx r11:0x%16.16llx\n", regs->x8, regs->x9, regs->x10, regs->x11);
  28. rt_kprintf("r12:0x%16.16llx r13:0x%16.16llx r14:0x%16.16llx r15:0x%16.16llx\n", regs->x12, regs->x13, regs->x14, regs->x15);
  29. rt_kprintf("r16:0x%16.16llx r17:0x%16.16llx r18:0x%16.16llx r19:0x%16.16llx\n", regs->x16, regs->x17, regs->x18, regs->x19);
  30. rt_kprintf("r20:0x%16.16llx r21:0x%16.16llx r22:0x%16.16llx r23:0x%16.16llx\n", regs->x20, regs->x21, regs->x22, regs->x23);
  31. rt_kprintf("r24:0x%16.16llx r25:0x%16.16llx r26:0x%16.16llx r27:0x%16.16llx\n", regs->x24, regs->x25, regs->x26, regs->x27);
  32. rt_kprintf("r28:0x%16.16llx r29:0x%16.16llx r30:0x%16.16llx", regs->x28, regs->x29, regs->x30);
  33. rt_kprintf("spsr:0x%16.16llx", regs->spsr);
  34. rt_kprintf("return pc:0x%16.16llx", regs->pc);
  35. }
  36. /**
  37. * When comes across an instruction which it cannot handle,
  38. * it takes the undefined instruction trap.
  39. *
  40. * @param regs system registers
  41. *
  42. * @note never invoke this function in application
  43. */
  44. void rt_hw_trap_error(struct rt_hw_exp_stack *regs)
  45. {
  46. rt_kprintf("error exception:\n");
  47. rt_hw_show_register(regs);
  48. #ifdef RT_USING_FINSH
  49. list_thread();
  50. #endif
  51. rt_hw_cpu_shutdown();
  52. }
  53. #define GIC_ACK_INTID_MASK 0x000003ff
  54. void rt_hw_trap_irq(void)
  55. {
  56. void *param;
  57. uint32_t irq;
  58. rt_isr_handler_t isr_func;
  59. extern struct rt_irq_desc isr_table[];
  60. uint32_t value = 0;
  61. value = IRQ_PEND_BASIC & 0x3ff;
  62. #ifdef RT_USING_SMP
  63. uint32_t mailbox_data;
  64. uint32_t cpu_id = rt_hw_cpu_id();
  65. uint32_t int_source = CORE_IRQSOURCE(cpu_id);
  66. mailbox_data = IPI_MAILBOX_CLEAR(cpu_id);
  67. if (int_source & 0x0f)
  68. {
  69. if (int_source & 0x08){
  70. isr_func = isr_table[IRQ_ARM_TIMER].handler;
  71. #ifdef RT_USING_INTERRUPT_INFO
  72. isr_table[IRQ_ARM_TIMER].counter++;
  73. #endif
  74. if (isr_func)
  75. {
  76. param = isr_table[IRQ_ARM_TIMER].param;
  77. isr_func(IRQ_ARM_TIMER, param);
  78. }
  79. }
  80. }
  81. if (int_source & 0xf0)
  82. {
  83. /*it's a ipi interrupt*/
  84. if (mailbox_data & 0x1){
  85. /* clear mailbox */
  86. IPI_MAILBOX_CLEAR(cpu_id) = mailbox_data;
  87. isr_func = isr_table[IRQ_ARM_MAILBOX].handler;
  88. #ifdef RT_USING_INTERRUPT_INFO
  89. isr_table[IRQ_ARM_MAILBOX].counter++;
  90. #endif
  91. if (isr_func)
  92. {
  93. param = isr_table[IRQ_ARM_MAILBOX].param;
  94. isr_func(IRQ_ARM_MAILBOX, param);
  95. }
  96. }
  97. else
  98. CORE_MAILBOX3_CLEAR(cpu_id) = mailbox_data;
  99. }
  100. #endif
  101. /* local interrupt*/
  102. if (value)
  103. {
  104. if (value & (1 << 8))
  105. {
  106. value = IRQ_PEND1;
  107. irq = __rt_ffs(value) - 1;
  108. }
  109. else if (value & (1 << 9))
  110. {
  111. value = IRQ_PEND2;
  112. irq = __rt_ffs(value) + 31;
  113. }
  114. else
  115. {
  116. value &= 0x0f;
  117. irq = __rt_ffs(value) + 63;
  118. }
  119. /* get interrupt service routine */
  120. isr_func = isr_table[irq].handler;
  121. #ifdef RT_USING_INTERRUPT_INFO
  122. isr_table[irq].counter++;
  123. #endif
  124. if (isr_func)
  125. {
  126. /* Interrupt for myself. */
  127. param = isr_table[irq].param;
  128. /* turn to interrupt service routine */
  129. isr_func(irq, param);
  130. }
  131. }
  132. }
  133. void rt_hw_trap_fiq(void)
  134. {
  135. void *param;
  136. uint32_t irq;
  137. rt_isr_handler_t isr_func;
  138. extern struct rt_irq_desc isr_table[];
  139. uint32_t value = 0;
  140. value = IRQ_PEND_BASIC & 0x3ff;
  141. #ifdef RT_USING_SMP
  142. uint32_t mailbox_data;
  143. uint32_t cpu_id = rt_hw_cpu_id();
  144. uint32_t int_source = CORE_IRQSOURCE(cpu_id);
  145. mailbox_data = IPI_MAILBOX_CLEAR(cpu_id);
  146. if (int_source & 0x0f)
  147. {
  148. if (int_source & 0x08)
  149. {
  150. isr_func = isr_table[IRQ_ARM_TIMER].handler;
  151. #ifdef RT_USING_INTERRUPT_INFO
  152. isr_table[IRQ_ARM_TIMER].counter++;
  153. #endif
  154. if (isr_func)
  155. {
  156. param = isr_table[IRQ_ARM_TIMER].param;
  157. isr_func(IRQ_ARM_TIMER, param);
  158. }
  159. }
  160. }
  161. if (int_source & 0xf0)
  162. {
  163. /*it's a ipi interrupt*/
  164. if (mailbox_data & 0x1)
  165. {
  166. /* clear mailbox */
  167. IPI_MAILBOX_CLEAR(cpu_id) = mailbox_data;
  168. isr_func = isr_table[IRQ_ARM_MAILBOX].handler;
  169. #ifdef RT_USING_INTERRUPT_INFO
  170. isr_table[IRQ_ARM_MAILBOX].counter++;
  171. #endif
  172. if (isr_func)
  173. {
  174. param = isr_table[IRQ_ARM_MAILBOX].param;
  175. isr_func(IRQ_ARM_MAILBOX, param);
  176. }
  177. }
  178. else
  179. CORE_MAILBOX3_CLEAR(cpu_id) = mailbox_data;
  180. }
  181. #endif
  182. /* local interrupt*/
  183. if (value)
  184. {
  185. if (value & (1 << 8))
  186. {
  187. value = IRQ_PEND1;
  188. irq = __rt_ffs(value) - 1;
  189. }
  190. else if (value & (1 << 9))
  191. {
  192. value = IRQ_PEND2;
  193. irq = __rt_ffs(value) + 31;
  194. }
  195. else
  196. {
  197. value &= 0x0f;
  198. irq = __rt_ffs(value) + 63;
  199. }
  200. /* get interrupt service routine */
  201. isr_func = isr_table[irq].handler;
  202. #ifdef RT_USING_INTERRUPT_INFO
  203. isr_table[irq].counter++;
  204. #endif
  205. if (irq > 1)
  206. rt_kprintf("interrupt fiq %d\n", irq);
  207. if (isr_func)
  208. {
  209. /* Interrupt for myself. */
  210. param = isr_table[irq].param;
  211. /* turn to interrupt service routine */
  212. isr_func(irq, param);
  213. }
  214. }
  215. }