sun8iw19-codec.c 36 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054
  1. /*
  2. * Copyright (c) 2019-2025 Allwinner Technology Co., Ltd. ALL rights reserved.
  3. *
  4. * Allwinner is a trademark of Allwinner Technology Co.,Ltd., registered in
  5. * the the people's Republic of China and other countries.
  6. * All Allwinner Technology Co.,Ltd. trademarks are used with permission.
  7. *
  8. * DISCLAIMER
  9. * THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT.
  10. * IF YOU NEED TO INTEGRATE THIRD PARTY’S TECHNOLOGY (SONY, DTS, DOLBY, AVS OR MPEGLA, ETC.)
  11. * IN ALLWINNERS’SDK OR PRODUCTS, YOU SHALL BE SOLELY RESPONSIBLE TO OBTAIN
  12. * ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES.
  13. * ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS
  14. * COVERED UNDER ANY REQUIRED THIRD PARTY LICENSE.
  15. * YOU ARE SOLELY RESPONSIBLE FOR YOUR USAGE OF THIRD PARTY’S TECHNOLOGY.
  16. *
  17. *
  18. * THIS SOFTWARE IS PROVIDED BY ALLWINNER"AS IS" AND TO THE MAXIMUM EXTENT
  19. * PERMITTED BY LAW, ALLWINNER EXPRESSLY DISCLAIMS ALL WARRANTIES OF ANY KIND,
  20. * WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING WITHOUT LIMITATION REGARDING
  21. * THE TITLE, NON-INFRINGEMENT, ACCURACY, CONDITION, COMPLETENESS, PERFORMANCE
  22. * OR MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  23. * IN NO EVENT SHALL ALLWINNER BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  24. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  25. * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  26. * LOSS OF USE, DATA, OR PROFITS, OR BUSINESS INTERRUPTION)
  27. * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  28. * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29. * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
  30. * OF THE POSSIBILITY OF SUCH DAMAGE.
  31. */
  32. #include <hal_timer.h>
  33. #include <stdio.h>
  34. #include <stdlib.h>
  35. #include <string.h>
  36. #include <init.h>
  37. #include <log.h>
  38. #include <sound/snd_core.h>
  39. #include <sound/snd_pcm.h>
  40. #include <sound/pcm_common.h>
  41. #include <aw_common.h>
  42. #include <hal_gpio.h>
  43. #include <sound/snd_dma.h>
  44. #include <sound/dma_wrap.h>
  45. #include <hal_dma.h>
  46. #include "hal_clk.h"
  47. #include "sunxi-codec.h"
  48. #include "sun8iw19-codec.h"
  49. /* #include "../platform/sun8iw19-daudio.h" */
  50. struct snd_codec sunxi_audiocodec;
  51. static struct sunxi_codec_param default_param = {
  52. .digital_vol = 0x0,
  53. .lineout_vol = 0x1f,
  54. .mic1gain = 0x1f,
  55. .lineingain = 0x0,
  56. .gpio_spk = GPIOH(4),
  57. .pa_msleep_time = 160,
  58. .pa_level = 1,
  59. .adcdrc_cfg = 0,
  60. .adchpf_cfg = 1,
  61. .dacdrc_cfg = 0,
  62. .dachpf_cfg = 0,
  63. };
  64. static const struct sample_rate sample_rate_conv[] = {
  65. {44100, 0},
  66. {48000, 0},
  67. {8000, 5},
  68. {32000, 1},
  69. {22050, 2},
  70. {24000, 2},
  71. {16000, 3},
  72. {11025, 4},
  73. {12000, 4},
  74. {192000, 6},
  75. {96000, 7},
  76. };
  77. #ifdef SUNXI_ADC_DAUDIO_SYNC
  78. struct snd_codec *adc_daudio_sync_codec;
  79. static int substream_mode;
  80. int adc_sync_flag;
  81. int sunxi_codec_get_pcm_trigger_substream_mode(void)
  82. {
  83. return substream_mode;
  84. }
  85. void sunxi_codec_set_pcm_trigger_substream_mode(int value)
  86. {
  87. if (!((adc_sync_flag >> ADC_I2S_RUNNING) & 0x1)) {
  88. substream_mode = value;
  89. } else {
  90. pr_err("set the adc sync mode should be stop the record.\n");
  91. }
  92. }
  93. void sunxi_codec_set_pcm_adc_sync_flag(int value)
  94. {
  95. adc_sync_flag = value;
  96. }
  97. int sunxi_codec_get_pcm_adc_sync_flag(void)
  98. {
  99. return adc_sync_flag;
  100. }
  101. /* for adc and i2s rx sync */
  102. void sunxi_cpudai_adc_drq_enable(bool enable)
  103. {
  104. if (enable) {
  105. snd_codec_update_bits(adc_daudio_sync_codec, SUNXI_ADC_FIFOC,
  106. (1 << ADC_DRQ_EN), (1 << ADC_DRQ_EN));
  107. } else {
  108. snd_codec_update_bits(adc_daudio_sync_codec, SUNXI_ADC_FIFOC,
  109. (1 << ADC_DRQ_EN), (0 << ADC_DRQ_EN));
  110. }
  111. }
  112. #endif
  113. #ifdef SUNXI_CODEC_DAP_ENABLE
  114. static void adcdrc_config(struct snd_codec *codec)
  115. {
  116. /* Left peak filter attack time */
  117. snd_codec_write(codec, SUNXI_ADC_DRC_LPFHAT, (0x000B77BF >> 16) & 0xFFFF);
  118. snd_codec_write(codec, SUNXI_ADC_DRC_LPFLAT, 0x000B77BF & 0xFFFF);
  119. /* Right peak filter attack time */
  120. snd_codec_write(codec, SUNXI_ADC_DRC_RPFHAT, (0x000B77BF >> 16) & 0xFFFF);
  121. snd_codec_write(codec, SUNXI_ADC_DRC_RPFLAT, 0x000B77BF & 0xFFFF);
  122. /* Left peak filter release time */
  123. snd_codec_write(codec, SUNXI_ADC_DRC_LPFHRT, (0x00FFE1F8 >> 16) & 0xFFFF);
  124. snd_codec_write(codec, SUNXI_ADC_DRC_LPFLRT, 0x00FFE1F8 & 0xFFFF);
  125. /* Right peak filter release time */
  126. snd_codec_write(codec, SUNXI_ADC_DRC_RPFHRT, (0x00FFE1F8 >> 16) & 0xFFFF);
  127. snd_codec_write(codec, SUNXI_ADC_DRC_RPFLRT, 0x00FFE1F8 & 0xFFFF);
  128. /* Left RMS filter attack time */
  129. snd_codec_write(codec, SUNXI_ADC_DRC_LPFHAT, (0x00012BAF >> 16) & 0xFFFF);
  130. snd_codec_write(codec, SUNXI_ADC_DRC_LPFLAT, 0x00012BAF & 0xFFFF);
  131. /* Right RMS filter attack time */
  132. snd_codec_write(codec, SUNXI_ADC_DRC_RPFHAT, (0x00012BAF >> 16) & 0xFFFF);
  133. snd_codec_write(codec, SUNXI_ADC_DRC_RPFLAT, 0x00012BAF & 0xFFFF);
  134. /* smooth filter attack time */
  135. snd_codec_write(codec, SUNXI_ADC_DRC_SFHAT, (0x00017665 >> 16) & 0xFFFF);
  136. snd_codec_write(codec, SUNXI_ADC_DRC_SFLAT, 0x00017665 & 0xFFFF);
  137. /* gain smooth filter release time */
  138. snd_codec_write(codec, SUNXI_ADC_DRC_SFHRT, (0x00000F04 >> 16) & 0xFFFF);
  139. snd_codec_write(codec, SUNXI_ADC_DRC_SFLRT, 0x00000F04 & 0xFFFF);
  140. /* OPL */
  141. snd_codec_write(codec, SUNXI_ADC_DRC_HOPL, (0xFBD8FBA7 >> 16) & 0xFFFF);
  142. snd_codec_write(codec, SUNXI_ADC_DRC_LOPL, 0xFBD8FBA7 & 0xFFFF);
  143. /* OPC */
  144. snd_codec_write(codec, SUNXI_ADC_DRC_HOPC, (0xF95B2C3F >> 16) & 0xFFFF);
  145. snd_codec_write(codec, SUNXI_ADC_DRC_LOPC, 0xF95B2C3F & 0xFFFF);
  146. /* OPE */
  147. snd_codec_write(codec, SUNXI_ADC_DRC_HOPE, (0xF45F8D6E >> 16) & 0xFFFF);
  148. snd_codec_write(codec, SUNXI_ADC_DRC_LOPE, 0xF45F8D6E & 0xFFFF);
  149. /* LT */
  150. snd_codec_write(codec, SUNXI_ADC_DRC_HLT, (0x01A934F0 >> 16) & 0xFFFF);
  151. snd_codec_write(codec, SUNXI_ADC_DRC_LLT, 0x01A934F0 & 0xFFFF);
  152. /* CT */
  153. snd_codec_write(codec, SUNXI_ADC_DRC_HCT, (0x06A4D3C0 >> 16) & 0xFFFF);
  154. snd_codec_write(codec, SUNXI_ADC_DRC_LCT, 0x06A4D3C0 & 0xFFFF);
  155. /* ET */
  156. snd_codec_write(codec, SUNXI_ADC_DRC_HET, (0x0BA07291 >> 16) & 0xFFFF);
  157. snd_codec_write(codec, SUNXI_ADC_DRC_LET, 0x0BA07291 & 0xFFFF);
  158. /* Ki */
  159. snd_codec_write(codec, SUNXI_ADC_DRC_HKI, (0x00051EB8 >> 16) & 0xFFFF);
  160. snd_codec_write(codec, SUNXI_ADC_DRC_LKI, 0x00051EB8 & 0xFFFF);
  161. /* Kc */
  162. snd_codec_write(codec, SUNXI_ADC_DRC_HKC, (0x00800000 >> 16) & 0xFFFF);
  163. snd_codec_write(codec, SUNXI_ADC_DRC_LKC, 0x00800000 & 0xFFFF);
  164. /* Kn */
  165. snd_codec_write(codec, SUNXI_ADC_DRC_HKN, (0x01000000 >> 16) & 0xFFFF);
  166. snd_codec_write(codec, SUNXI_ADC_DRC_LKN, 0x01000000 & 0xFFFF);
  167. /* Ke */
  168. snd_codec_write(codec, SUNXI_ADC_DRC_HKE, (0x0000F45F >> 16) & 0xFFFF);
  169. snd_codec_write(codec, SUNXI_ADC_DRC_LKE, 0x0000F45F & 0xFFFF);
  170. }
  171. static void adcdrc_enable(struct snd_codec *codec, bool on)
  172. {
  173. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  174. if (on) {
  175. snd_codec_update_bits(codec, SUNXI_ADC_DAP_CTL,
  176. (0x1 << ADC_DRC0_EN), (0x1 << ADC_DRC0_EN));
  177. } else {
  178. snd_codec_update_bits(codec, SUNXI_ADC_DAP_CTL,
  179. (0x1 << ADC_DRC0_EN), (0x0 << ADC_DRC0_EN));
  180. }
  181. }
  182. static void adchpf_config(struct snd_codec *codec)
  183. {
  184. /* HPF */
  185. snd_codec_write(codec, SUNXI_ADC_DRC_HHPFC, (0xFFFAC1 >> 16) & 0xFFFF);
  186. snd_codec_write(codec, SUNXI_ADC_DRC_LHPFC, 0xFFFAC1 & 0xFFFF);
  187. }
  188. static void adchpf_enable(struct snd_codec *codec, bool on)
  189. {
  190. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  191. if (on) {
  192. snd_codec_update_bits(codec, SUNXI_ADC_DAP_CTL,
  193. (0x1 << ADC_HPF0_EN), (0x1 << ADC_HPF0_EN));
  194. } else {
  195. snd_codec_update_bits(codec, SUNXI_ADC_DAP_CTL,
  196. (0x1 << ADC_HPF0_EN), (0x0 << ADC_HPF0_EN));
  197. }
  198. }
  199. static void dacdrc_config(struct snd_codec *codec)
  200. {
  201. /* Left peak filter attack time */
  202. snd_codec_write(codec, SUNXI_DAC_DRC_LPFHAT, (0x000B77BF >> 16) & 0xFFFF);
  203. snd_codec_write(codec, SUNXI_DAC_DRC_LPFLAT, 0x000B77BF & 0xFFFF);
  204. /* Right peak filter attack time */
  205. snd_codec_write(codec, SUNXI_DAC_DRC_RPFHAT, (0x000B77F0 >> 16) & 0xFFFF);
  206. snd_codec_write(codec, SUNXI_DAC_DRC_RPFLAT, 0x000B77F0 & 0xFFFF);
  207. /* Left peak filter release time */
  208. snd_codec_write(codec, SUNXI_DAC_DRC_LPFHRT, (0x00FFE1F8 >> 16) & 0xFFFF);
  209. snd_codec_write(codec, SUNXI_DAC_DRC_LPFLRT, 0x00FFE1F8 & 0xFFFF);
  210. /* Right peak filter release time */
  211. snd_codec_write(codec, SUNXI_DAC_DRC_RPFHRT, (0x00FFE1F8 >> 16) & 0xFFFF);
  212. snd_codec_write(codec, SUNXI_DAC_DRC_RPFLRT, 0x00FFE1F8 & 0xFFFF);
  213. /* Left RMS filter attack time */
  214. snd_codec_write(codec, SUNXI_DAC_DRC_LRMSHAT, (0x00012BB0 >> 16) & 0xFFFF);
  215. snd_codec_write(codec, SUNXI_DAC_DRC_LRMSLAT, 0x00012BB0 & 0xFFFF);
  216. /* Right RMS filter attack time */
  217. snd_codec_write(codec, SUNXI_DAC_DRC_RRMSHAT, (0x00012BB0 >> 16) & 0xFFFF);
  218. snd_codec_write(codec, SUNXI_DAC_DRC_RRMSLAT, 0x00012BB0 & 0xFFFF);
  219. /* smooth filter attack time */
  220. snd_codec_write(codec, SUNXI_DAC_DRC_SFHAT, (0x00017665 >> 16) & 0xFFFF);
  221. snd_codec_write(codec, SUNXI_DAC_DRC_SFLAT, 0x00017665 & 0xFFFF);
  222. /* gain smooth filter release time */
  223. snd_codec_write(codec, SUNXI_DAC_DRC_SFHRT, (0x00000F04 >> 16) & 0xFFFF);
  224. snd_codec_write(codec, SUNXI_DAC_DRC_SFLRT, 0x00000F04 & 0xFFFF);
  225. /* OPL */
  226. snd_codec_write(codec, SUNXI_DAC_DRC_HOPL, (0xFF641741 >> 16) & 0xFFFF);
  227. snd_codec_write(codec, SUNXI_DAC_DRC_LOPL, 0xFF641741 & 0xFFFF);
  228. /* OPC */
  229. snd_codec_write(codec, SUNXI_DAC_DRC_HOPC, (0xF9E8E88C >> 16) & 0xFFFF);
  230. snd_codec_write(codec, SUNXI_DAC_DRC_LOPC, 0xF9E8E88C & 0xFFFF);
  231. /* OPE */
  232. snd_codec_write(codec, SUNXI_DAC_DRC_HOPE, (0xF5DE3D14 >> 16) & 0xFFFF);
  233. snd_codec_write(codec, SUNXI_DAC_DRC_LOPE, 0xF5DE3D14 & 0xFFFF);
  234. /* LT */
  235. snd_codec_write(codec, SUNXI_DAC_DRC_HLT, (0x0336110B >> 16) & 0xFFFF);
  236. snd_codec_write(codec, SUNXI_DAC_DRC_LLT, 0x0336110B & 0xFFFF);
  237. /* CT */
  238. snd_codec_write(codec, SUNXI_DAC_DRC_HCT, (0x08BF6C28 >> 16) & 0xFFFF);
  239. snd_codec_write(codec, SUNXI_DAC_DRC_LCT, 0x08BF6C28 & 0xFFFF);
  240. /* ET */
  241. snd_codec_write(codec, SUNXI_DAC_DRC_HET, (0x0C9F9255 >> 16) & 0xFFFF);
  242. snd_codec_write(codec, SUNXI_DAC_DRC_LET, 0x0C9F9255 & 0xFFFF);
  243. /* Ki */
  244. snd_codec_write(codec, SUNXI_DAC_DRC_HKI, (0x001A7B96 >> 16) & 0xFFFF);
  245. snd_codec_write(codec, SUNXI_DAC_DRC_LKI, 0x001A7B96 & 0xFFFF);
  246. /* Kc */
  247. snd_codec_write(codec, SUNXI_DAC_DRC_HKC, (0x00FD70A5 >> 16) & 0xFFFF);
  248. snd_codec_write(codec, SUNXI_DAC_DRC_LKC, 0x00FD70A5 & 0xFFFF);
  249. /* Kn */
  250. snd_codec_write(codec, SUNXI_DAC_DRC_HKN, (0x010AF8B0 >> 16) & 0xFFFF);
  251. snd_codec_write(codec, SUNXI_DAC_DRC_LKN, 0x010AF8B0 & 0xFFFF);
  252. /* Ke */
  253. snd_codec_write(codec, SUNXI_DAC_DRC_HKE, (0x06286BA0 >> 16) & 0xFFFF);
  254. snd_codec_write(codec, SUNXI_DAC_DRC_LKE, 0x06286BA0 & 0xFFFF);
  255. /* MXG */
  256. snd_codec_write(codec, SUNXI_DAC_DRC_MXGHS, (0x035269E0 >> 16) & 0xFFFF);
  257. snd_codec_write(codec, SUNXI_DAC_DRC_MXGLS, 0x035269E0 & 0xFFFF);
  258. /* MNG */
  259. snd_codec_write(codec, SUNXI_DAC_DRC_MNGHS, (0xF95B2C3F >> 16) & 0xFFFF);
  260. snd_codec_write(codec, SUNXI_DAC_DRC_MNGLS, 0xF95B2C3F & 0xFFFF);
  261. /* EPS */
  262. snd_codec_write(codec, SUNXI_DAC_DRC_EPSHC, (0x00025600 >> 16) & 0xFFFF);
  263. snd_codec_write(codec, SUNXI_DAC_DRC_EPSLC, 0x00025600 & 0xFFFF);
  264. }
  265. static void dacdrc_enable(struct snd_codec *codec, bool on)
  266. {
  267. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  268. if (on) {
  269. /* detect noise when ET enable */
  270. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  271. (0x1 << DAC_DRC_NOISE_DET_EN),
  272. (0x1 << DAC_DRC_NOISE_DET_EN));
  273. /* 0x0:RMS filter; 0x1:Peak filter */
  274. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  275. (0x1 << DAC_DRC_SIGNAL_SEL),
  276. (0x1 << DAC_DRC_SIGNAL_SEL));
  277. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  278. (0x1 << DAC_DRC_GAIN_MAX_EN),
  279. (0x1 << DAC_DRC_GAIN_MAX_EN));
  280. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  281. (0x1 << DAC_DRC_GAIN_MIN_EN),
  282. (0x1 << DAC_DRC_GAIN_MIN_EN));
  283. /* delay function enable */
  284. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  285. (0x1 << DAC_DRC_DELAY_BUF_EN),
  286. (0x1 << DAC_DRC_DELAY_BUF_EN));
  287. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  288. (0x1 << DAC_DRC_LT_EN),
  289. (0x1 << DAC_DRC_LT_EN));
  290. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  291. (0x1 << DAC_DRC_ET_EN),
  292. (0x1 << DAC_DRC_ET_EN));
  293. snd_codec_update_bits(codec, SUNXI_DAC_DAP_CTL,
  294. (0x1 << DDAP_DRC_EN),
  295. (0x1 << DDAP_DRC_EN));
  296. } else {
  297. snd_codec_update_bits(codec, SUNXI_DAC_DAP_CTL,
  298. (0x1 << DDAP_DRC_EN),
  299. (0x0 << DDAP_DRC_EN));
  300. /* detect noise when ET enable */
  301. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  302. (0x1 << DAC_DRC_NOISE_DET_EN),
  303. (0x0 << DAC_DRC_NOISE_DET_EN));
  304. /* 0x0:RMS filter; 0x1:Peak filter */
  305. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  306. (0x1 << DAC_DRC_SIGNAL_SEL),
  307. (0x0 << DAC_DRC_SIGNAL_SEL));
  308. /* delay function enable */
  309. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  310. (0x1 << DAC_DRC_DELAY_BUF_EN),
  311. (0x0 << DAC_DRC_DELAY_BUF_EN));
  312. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  313. (0x1 << DAC_DRC_GAIN_MAX_EN),
  314. (0x0 << DAC_DRC_GAIN_MAX_EN));
  315. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  316. (0x1 << DAC_DRC_GAIN_MIN_EN),
  317. (0x0 << DAC_DRC_GAIN_MIN_EN));
  318. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  319. (0x1 << DAC_DRC_LT_EN),
  320. (0x0 << DAC_DRC_LT_EN));
  321. snd_codec_update_bits(codec, SUNXI_DAC_DRC_CTRL,
  322. (0x1 << DAC_DRC_ET_EN),
  323. (0x0 << DAC_DRC_ET_EN));
  324. }
  325. }
  326. static void dachpf_config(struct snd_codec *codec)
  327. {
  328. /* HPF */
  329. snd_codec_write(codec, SUNXI_DAC_DRC_HHPFC, (0xFFFAC1 >> 16) & 0xFFFF);
  330. snd_codec_write(codec, SUNXI_DAC_DRC_LHPFC, 0xFFFAC1 & 0xFFFF);
  331. }
  332. static void dachpf_enable(struct snd_codec *codec, bool on)
  333. {
  334. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  335. if (on) {
  336. snd_codec_update_bits(codec, SUNXI_DAC_DAP_CTL,
  337. (0x1 << DDAP_HPF_EN),
  338. (0x1 << DDAP_HPF_EN));
  339. } else {
  340. snd_codec_update_bits(codec, SUNXI_DAC_DAP_CTL,
  341. (0x1 << DDAP_HPF_EN),
  342. (0x0 << DDAP_HPF_EN));
  343. }
  344. }
  345. #endif
  346. /* for adc and i2s rx sync */
  347. #ifdef SUNXI_ADC_DAUDIO_SYNC
  348. static int sunxi_codec_get_substream_mode(struct snd_kcontrol *kcontrol,
  349. struct snd_ctl_info *info)
  350. {
  351. unsigned int val = 0;
  352. uint32_t __cpsr;
  353. __cpsr = hal_spin_lock_irqsave();
  354. if (kcontrol->type != SND_CTL_ELEM_TYPE_ENUMERATED)
  355. return -EINVAL;
  356. if (kcontrol->private_data_type == SND_MODULE_CODEC)
  357. val = sunxi_codec_get_pcm_trigger_substream_mode();
  358. else
  359. return -EINVAL;
  360. snd_kcontrol_to_snd_ctl_info(kcontrol, info, val);
  361. hal_spin_unlock_irqrestore(__cpsr);
  362. return 0;
  363. }
  364. static int sunxi_codec_set_substream_mode(struct snd_kcontrol *kcontrol,
  365. unsigned long value)
  366. {
  367. uint32_t __cpsr;
  368. __cpsr = hal_spin_lock_irqsave();
  369. if (kcontrol->type != SND_CTL_ELEM_TYPE_ENUMERATED)
  370. return -EINVAL;
  371. if (value >= kcontrol->items)
  372. return -EINVAL;
  373. if (kcontrol->private_data_type == SND_MODULE_CODEC)
  374. sunxi_codec_set_pcm_trigger_substream_mode(value);
  375. hal_spin_unlock_irqrestore(__cpsr);
  376. snd_info("mask:0x%x, items:%d, value:0x%x\n",
  377. kcontrol->mask, kcontrol->items, value);
  378. return 0;
  379. }
  380. static const char * const sunxi_codec_substream_mode_function[] = {"ADC_ASYNC",
  381. "ADC_I2S_SYNC"};
  382. #endif
  383. static const char * const codec_format_function[] = {
  384. "hub_disable", "hub_enable"};
  385. static const char * const codec_output_mode_select[] = {
  386. "DACL_SINGLE", "DACL_DIFFER"};
  387. static const char * const codec_linein_switch[] = {
  388. "Off", "On"};
  389. static struct snd_kcontrol sunxi_codec_controls[] = {
  390. SND_CTL_ENUM("codec hub mode",
  391. ARRAY_SIZE(codec_format_function), codec_format_function,
  392. SUNXI_DAC_DPC, DAC_HUB_EN),
  393. SND_CTL_ENUM("Left LINEOUT Mux",
  394. ARRAY_SIZE(codec_output_mode_select), codec_output_mode_select,
  395. SUNXI_DAC_ANA_CTL, LINEOUTLDIFFEN),
  396. SND_CTL_ENUM("Left Input Mixer LINEINL Switch",
  397. ARRAY_SIZE(codec_linein_switch), codec_linein_switch,
  398. SUNXI_ADCL_ANA_CTL, LINEINLEN),
  399. #ifdef SUNXI_ADC_DAUDIO_SYNC
  400. SND_CTL_ENUM_EXT("codec trigger substream mode",
  401. ARRAY_SIZE(sunxi_codec_substream_mode_function),
  402. sunxi_codec_substream_mode_function,
  403. SND_CTL_ENUM_AUTO_MASK,
  404. sunxi_codec_get_substream_mode,
  405. sunxi_codec_set_substream_mode),
  406. #endif
  407. SND_CTL_KCONTROL("digital volume", SUNXI_DAC_DPC, DVOL, 0x3F),
  408. SND_CTL_KCONTROL("LINEIN gain volume", SUNXI_ADCL_ANA_CTL, LINEINLG, 0x1),
  409. SND_CTL_KCONTROL("MIC1 gain volume", SUNXI_ADCL_ANA_CTL, PGA_GAIN_CTRL, 0x1F),
  410. SND_CTL_KCONTROL("LINEOUT volume", SUNXI_DAC_ANA_CTL, LINEOUT_VOL, 0x1F),
  411. };
  412. static void sunxi_codec_init(struct snd_codec *codec)
  413. {
  414. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  415. struct sunxi_codec_param *param = &sunxi_codec->param;
  416. unsigned int ret;
  417. /* Enable ADCFDT to overcome niose at the beginning */
  418. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  419. (0x7 << ADCDFEN), (0x7 << ADCDFEN));
  420. /* init the mic pga and vol params */
  421. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  422. 0x1F << LINEOUT_VOL,
  423. param->lineout_vol << LINEOUT_VOL);
  424. snd_codec_update_bits(codec, SUNXI_DAC_DPC,
  425. 0x3F << DVOL,
  426. param->digital_vol << DVOL);
  427. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  428. 0x1F << PGA_GAIN_CTRL,
  429. param->mic1gain << PGA_GAIN_CTRL);
  430. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  431. 0x1 << LINEINLG,
  432. param->lineingain << LINEINLG);
  433. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  434. 0x3 << IOPLINE, 0x1 << IOPLINE);
  435. #ifdef SUNXI_CODEC_DAP_ENABLE
  436. if (param->dacdrc_cfg || param->dachpf_cfg) {
  437. snd_codec_update_bits(codec, SUNXI_DAC_DAP_CTL,
  438. (0x1 << DDAP_EN), (0x1 << DDAP_EN));
  439. }
  440. if (param->adcdrc_cfg || param->adchpf_cfg) {
  441. snd_codec_update_bits(codec, SUNXI_ADC_DAP_CTL,
  442. (0x1 << ADC_DAP0_EN), (0x1 << ADC_DAP0_EN));
  443. }
  444. if (param->adcdrc_cfg) {
  445. adcdrc_config(codec);
  446. adcdrc_enable(codec, 1);
  447. }
  448. if (param->adchpf_cfg) {
  449. adchpf_config(codec);
  450. adchpf_enable(codec, 1);
  451. }
  452. if (param->dacdrc_cfg) {
  453. dacdrc_config(codec);
  454. dacdrc_enable(codec, 1);
  455. }
  456. if (param->dachpf_cfg) {
  457. dachpf_config(codec);
  458. dachpf_enable(codec, 1);
  459. }
  460. #endif
  461. }
  462. static int sunxi_codec_dapm_control(struct snd_pcm_substream *substream,
  463. struct snd_dai *dai, int onoff)
  464. {
  465. struct snd_codec *codec = dai->component;
  466. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  467. struct sunxi_codec_param *param = &sunxi_codec->param;
  468. if (substream->dapm_state == onoff)
  469. return 0;
  470. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  471. /*
  472. * Playback:
  473. * Playback --> DACL --> Left LINEOUT Mux --> LINEOUTL --> External Speaker
  474. *
  475. */
  476. if (onoff) {
  477. /* Playback on */
  478. /* analog DAC enable */
  479. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  480. (0x1<<DACLEN), (0x1<<DACLEN));
  481. /* digital DAC enable */
  482. snd_codec_update_bits(codec, SUNXI_DAC_DPC,
  483. (0x1<<EN_DAC), (0x1<<EN_DAC));
  484. hal_msleep(10);
  485. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  486. (0x1<<DACLMUTE), (0x1<<DACLMUTE));
  487. /* LINEOUT */
  488. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  489. (0x1<<LINEOUTL_EN), (0x1<<LINEOUTL_EN));
  490. if (param->gpio_spk > 0) {
  491. hal_gpio_set_direction(param->gpio_spk, 1);
  492. hal_gpio_set_data(param->gpio_spk, 1);
  493. hal_msleep(param->pa_msleep_time);
  494. }
  495. } else {
  496. /* Playback off */
  497. if (param->gpio_spk > 0) {
  498. hal_gpio_set_direction(param->gpio_spk, 0);
  499. hal_gpio_set_data(param->gpio_spk, 0);
  500. }
  501. /* LINEOUT */
  502. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  503. (0x1<<LINEOUTL_EN), (0x0<<LINEOUTL_EN));
  504. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  505. (0x1<<DACLMUTE), (0x0<<DACLMUTE));
  506. /* digital DAC */
  507. snd_codec_update_bits(codec, SUNXI_DAC_DPC,
  508. (0x1<<EN_DAC), (0x0<<EN_DAC));
  509. /* analog DAC */
  510. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  511. (0x1<<DACLEN), (0x0<<DACLEN));
  512. }
  513. } else {
  514. /*
  515. * Capture:
  516. * Capture <-- ADCL <-- Left Input Mixer <-- MIC1 PGA <-- MIC1 <-- MainMic Bias
  517. *
  518. */
  519. unsigned int channels = 0;
  520. channels = substream->runtime->channels;
  521. snd_print("channels = %u\n", channels);
  522. if (onoff) {
  523. /* Capture on */
  524. /* digital ADC enable */
  525. hal_msleep(100);
  526. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  527. (0x1<<EN_AD), (0x1<<EN_AD));
  528. switch (channels) {
  529. case 1:
  530. /* analog ADCL enable */
  531. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  532. (0x1<<ADCLEN), (0x1<<ADCLEN));
  533. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  534. (0x1<<MIC1AMPEN), (0x1<<MIC1AMPEN));
  535. break;
  536. default:
  537. snd_err("unknown channels:%u\n", channels);
  538. return -1;
  539. }
  540. /* MainMic Bias */
  541. snd_codec_update_bits(codec, SUNXI_MICBIAS_ANA_CTL,
  542. (0x1<<MMICBIASEN), (0x1<<MMICBIASEN));
  543. } else {
  544. /* Capture off */
  545. /* MainMic Bias */
  546. snd_codec_update_bits(codec, SUNXI_MICBIAS_ANA_CTL,
  547. (0x1<<MMICBIASEN), (0x0<<MMICBIASEN));
  548. switch (channels) {
  549. case 1:
  550. /* MIC1 PGA */
  551. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  552. (0x1<<MIC1AMPEN), (0x0<<MIC1AMPEN));
  553. /* analog ADCL enable */
  554. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  555. (0x1<<ADCLEN), (0x0<<ADCLEN));
  556. break;
  557. default:
  558. snd_err("unknown channels:%u\n", channels);
  559. return -1;
  560. }
  561. /* digital ADC enable */
  562. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  563. (0x1<<EN_AD), (0x0<<EN_AD));
  564. }
  565. }
  566. substream->dapm_state = onoff;
  567. return 0;
  568. }
  569. static int sunxi_codec_startup(struct snd_pcm_substream *substream,
  570. struct snd_dai *dai)
  571. {
  572. struct snd_codec *codec = dai->component;
  573. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  574. // struct sunxi_codec_param *param = codec->param;
  575. snd_print("\n");
  576. return 0;
  577. }
  578. static int sunxi_codec_hw_params(struct snd_pcm_substream *substream,
  579. struct snd_pcm_hw_params *params, struct snd_dai *dai)
  580. {
  581. struct snd_codec *codec = dai->component;
  582. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  583. struct sunxi_codec_param *codec_param = &sunxi_codec->param;
  584. int i = 0;
  585. snd_print("\n");
  586. switch (params_format(params)) {
  587. case SND_PCM_FORMAT_S16_LE:
  588. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  589. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  590. (3 << FIFO_MODE), (3 << FIFO_MODE));
  591. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  592. (1 << TX_SAMPLE_BITS), (0 << TX_SAMPLE_BITS));
  593. } else {
  594. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  595. (1 << RX_FIFO_MODE), (1 << RX_FIFO_MODE));
  596. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  597. (1 << RX_SAMPLE_BITS), (0 << RX_SAMPLE_BITS));
  598. }
  599. break;
  600. case SND_PCM_FORMAT_S24_LE:
  601. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  602. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  603. (3 << FIFO_MODE), (0 << FIFO_MODE));
  604. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  605. (1 << TX_SAMPLE_BITS), (1 << TX_SAMPLE_BITS));
  606. } else {
  607. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  608. (1 << RX_FIFO_MODE), (0 << RX_FIFO_MODE));
  609. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  610. (1 << RX_SAMPLE_BITS), (1 << RX_SAMPLE_BITS));
  611. }
  612. break;
  613. default:
  614. break;
  615. }
  616. for (i = 0; i < ARRAY_SIZE(sample_rate_conv); i++) {
  617. if (sample_rate_conv[i].samplerate == params_rate(params)) {
  618. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  619. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  620. (0x7 << DAC_FS),
  621. (sample_rate_conv[i].rate_bit << DAC_FS));
  622. } else {
  623. if (sample_rate_conv[i].samplerate > 48000)
  624. return -EINVAL;
  625. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  626. (0x7 << ADC_FS),
  627. (sample_rate_conv[i].rate_bit<<ADC_FS));
  628. }
  629. }
  630. }
  631. /* reset the adchpf func setting for different sampling */
  632. if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) {
  633. if (codec_param->adchpf_cfg) {
  634. if (params_rate(params) == 16000) {
  635. snd_codec_write(codec, SUNXI_ADC_DRC_HHPFC,
  636. (0x00F623A5 >> 16) & 0xFFFF);
  637. snd_codec_write(codec, SUNXI_ADC_DRC_LHPFC,
  638. 0x00F623A5 & 0xFFFF);
  639. } else if (params_rate(params) == 44100) {
  640. snd_codec_write(codec, SUNXI_ADC_DRC_HHPFC,
  641. (0x00FC60DB >> 16) & 0xFFFF);
  642. snd_codec_write(codec, SUNXI_ADC_DRC_LHPFC,
  643. 0x00FC60DB & 0xFFFF);
  644. } else {
  645. snd_codec_write(codec, SUNXI_ADC_DRC_HHPFC,
  646. (0x00FCABB3 >> 16) & 0xFFFF);
  647. snd_codec_write(codec, SUNXI_ADC_DRC_LHPFC,
  648. 0x00FCABB3 & 0xFFFF);
  649. }
  650. }
  651. }
  652. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  653. switch (params_channels(params)) {
  654. case 1:
  655. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  656. (1<<DAC_MONO_EN), 1<<DAC_MONO_EN);
  657. break;
  658. case 2:
  659. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  660. (1<<DAC_MONO_EN), (0<<DAC_MONO_EN));
  661. break;
  662. default:
  663. snd_err("cannot support the channels:%u.\n",
  664. params_channels(params));
  665. return -EINVAL;
  666. }
  667. } else {
  668. switch (params_channels(params)) {
  669. case 1:
  670. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  671. (0xf<<ADC_CHAN_SEL), (1<<ADC_CHAN_SEL));
  672. break;
  673. default:
  674. snd_err("capture only support 1 channel\n");
  675. return -EINVAL;
  676. }
  677. }
  678. return 0;
  679. }
  680. static int sunxi_codec_set_sysclk(struct snd_dai *dai,
  681. int clk_id, unsigned int freq, int dir)
  682. {
  683. struct snd_codec *codec = dai->component;
  684. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  685. snd_print("\n");
  686. if (hal_clk_set_rate(sunxi_codec->pllclk, freq)) {
  687. snd_err("set pllclk rate %u failed\n", freq);
  688. return -EINVAL;
  689. }
  690. return 0;
  691. }
  692. static void sunxi_codec_shutdown(struct snd_pcm_substream *substream,
  693. struct snd_dai *dai)
  694. {
  695. struct snd_codec *codec = dai->component;
  696. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  697. struct sunxi_codec_param *param = &sunxi_codec->param;
  698. snd_print("\n");
  699. /*
  700. * Playback:
  701. * Playback --> DACL --> DACL_SINGLE --> LINEOUTL --> External Speaker
  702. * Playback --> DACL --> DACL_DIFFER --> LINEOUTL --> External Speaker
  703. *
  704. * Capture:
  705. * Capture <-- ADCL <-- Left Input Mixer <-- MIC1 PGA <-- MIC1 <-- MainMic Bias
  706. * Capture <-- ADCL <-- Left Input Mixer <-- LINEINL PGA <-- LINEINL <-- MainMic Bias
  707. *
  708. */
  709. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  710. if (param->gpio_spk > 0)
  711. hal_gpio_set_data(param->gpio_spk, 0);
  712. /* LINEOUT */
  713. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  714. (0x1<<LINEOUTL_EN), (0x0<<LINEOUTL_EN));
  715. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  716. (0x1<<DACLMUTE), (0x0<<DACLMUTE));
  717. /* digital DAC enable */
  718. snd_codec_update_bits(codec, SUNXI_DAC_DPC,
  719. (0x1<<EN_DAC), (0x0<<EN_DAC));
  720. /* analog DAC enable */
  721. snd_codec_update_bits(codec, SUNXI_DAC_ANA_CTL,
  722. (0x1<<DACLEN), (0x0<<DACLEN));
  723. } else {
  724. /* MainMic Bias */
  725. snd_codec_update_bits(codec, SUNXI_MICBIAS_ANA_CTL,
  726. (0x1<<MMICBIASEN), (0x0<MMICBIASEN));
  727. /* MIC PGA */
  728. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  729. (0x1<<MIC1AMPEN), (0x0<<MIC1AMPEN));
  730. /* digital ADC enable */
  731. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  732. (0x1<<EN_AD), (0x0<<EN_AD));
  733. /* analog ADCL enable */
  734. snd_codec_update_bits(codec, SUNXI_ADCL_ANA_CTL,
  735. (0x1<<ADCLEN), (0x0<<ADCLEN));
  736. }
  737. return;
  738. }
  739. static int sunxi_codec_prepare(struct snd_pcm_substream *substream,
  740. struct snd_dai *dai)
  741. {
  742. struct snd_codec *codec = dai->component;
  743. snd_print("\n");
  744. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  745. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  746. (1 << FIFO_FLUSH), (1 << FIFO_FLUSH));
  747. snd_codec_write(codec, SUNXI_DAC_FIFOS,
  748. (1 << DAC_TXE_INT | 1 << DAC_TXU_INT | 1 << DAC_TXO_INT));
  749. snd_codec_write(codec, SUNXI_DAC_CNT, 0);
  750. } else {
  751. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  752. (1 << ADC_FIFO_FLUSH), (1 << ADC_FIFO_FLUSH));
  753. snd_codec_write(codec, SUNXI_ADC_FIFOS,
  754. (1 << ADC_RXA_INT | 1 << ADC_RXO_INT));
  755. snd_codec_write(codec, SUNXI_ADC_CNT, 0);
  756. }
  757. return 0;
  758. }
  759. static int sunxi_codec_trigger(struct snd_pcm_substream *substream,
  760. int cmd, struct snd_dai *dai)
  761. {
  762. struct snd_codec *codec = dai->component;
  763. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  764. unsigned int sync_mode = 0;
  765. int adc_sync_flag = 0;
  766. uint32_t __cpsr;
  767. snd_print("\n");
  768. switch (cmd) {
  769. case SNDRV_PCM_TRIGGER_START:
  770. case SNDRV_PCM_TRIGGER_RESUME:
  771. case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
  772. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  773. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  774. (1 << DAC_DRQ_EN), (1 << DAC_DRQ_EN));
  775. }
  776. else if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) {
  777. #ifndef SUNXI_ADC_DAUDIO_SYNC
  778. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  779. (1 << ADC_DRQ_EN), (1 << ADC_DRQ_EN));
  780. #else
  781. __cpsr = hal_spin_lock_irqsave();
  782. sync_mode = sunxi_codec_get_pcm_trigger_substream_mode();
  783. if (sync_mode) {
  784. adc_sync_flag = sunxi_codec_get_pcm_adc_sync_flag();
  785. adc_sync_flag |= (0x1 << ADC_CODEC_SYNC);
  786. if (adc_sync_flag & (0x1 << ADC_I2S_RUNNING)) {
  787. sunxi_cpudai_adc_drq_enable(true);
  788. } else if ((adc_sync_flag & (0x1 << ADC_CODEC_SYNC)) &&
  789. (adc_sync_flag & (0x1 << ADC_I2S_SYNC))) {
  790. adc_sync_flag |= (0x1 << ADC_I2S_RUNNING);
  791. sunxi_cpudai_adc_drq_enable(true);
  792. sunxi_daudio_rx_drq_enable(true);
  793. }
  794. sunxi_codec_set_pcm_adc_sync_flag(adc_sync_flag);
  795. } else
  796. sunxi_cpudai_adc_drq_enable(true);
  797. hal_spin_unlock_irqrestore(__cpsr);
  798. #endif
  799. }
  800. break;
  801. case SNDRV_PCM_TRIGGER_STOP:
  802. case SNDRV_PCM_TRIGGER_SUSPEND:
  803. case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
  804. if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  805. snd_codec_update_bits(codec, SUNXI_DAC_FIFOC,
  806. (1 << DAC_DRQ_EN), (0 << DAC_DRQ_EN));
  807. }
  808. else if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) {
  809. #ifndef SUNXI_ADC_DAUDIO_SYNC
  810. snd_codec_update_bits(codec, SUNXI_ADC_FIFOC,
  811. (1 << ADC_DRQ_EN), (0 << ADC_DRQ_EN));
  812. #else
  813. __cpsr = hal_spin_lock_irqsave();
  814. adc_sync_flag = sunxi_codec_get_pcm_adc_sync_flag();
  815. adc_sync_flag &= ~(0x1 << ADC_CODEC_SYNC);
  816. if (!((adc_sync_flag >> ADC_CODEC_SYNC) & 0x1) &&
  817. (!((adc_sync_flag >> ADC_I2S_SYNC) & 0x1))) {
  818. adc_sync_flag &= ~(0x1 << ADC_I2S_RUNNING);
  819. }
  820. sunxi_codec_set_pcm_adc_sync_flag(adc_sync_flag);
  821. sunxi_cpudai_adc_drq_enable(false);
  822. hal_spin_unlock_irqrestore(__cpsr);
  823. #endif
  824. }
  825. break;
  826. default:
  827. return -EINVAL;
  828. }
  829. return 0;
  830. }
  831. static struct snd_dai_ops sun8iw19_codec_dai_ops = {
  832. .startup = sunxi_codec_startup,
  833. .hw_params = sunxi_codec_hw_params,
  834. .shutdown = sunxi_codec_shutdown,
  835. .set_sysclk = sunxi_codec_set_sysclk,
  836. .trigger = sunxi_codec_trigger,
  837. .prepare = sunxi_codec_prepare,
  838. .dapm_control = sunxi_codec_dapm_control,
  839. };
  840. static struct snd_dai sun8iw19_codec_dai[] = {
  841. {
  842. .name = "sun8iw19codec",
  843. .playback = {
  844. .stream_name = "Playback",
  845. .channels_min = 1,
  846. .channels_max = 2,
  847. .rates = SNDRV_PCM_RATE_8000_192000
  848. | SNDRV_PCM_RATE_KNOT,
  849. .formats = SNDRV_PCM_FMTBIT_S16_LE
  850. | SNDRV_PCM_FMTBIT_S24_LE,
  851. .rate_min = 8000,
  852. .rate_max = 192000,
  853. },
  854. .capture = {
  855. .stream_name = "Capture",
  856. .channels_min = 1,
  857. .channels_max = 1,
  858. .rates = SNDRV_PCM_RATE_8000_48000
  859. | SNDRV_PCM_RATE_KNOT,
  860. .formats = SNDRV_PCM_FMTBIT_S16_LE
  861. | SNDRV_PCM_FMTBIT_S24_LE,
  862. .rate_min = 8000,
  863. .rate_max = 48000,
  864. },
  865. .ops = &sun8iw19_codec_dai_ops,
  866. },
  867. };
  868. static int sun8iw19_codec_probe(struct snd_codec *codec)
  869. {
  870. struct sunxi_codec_info *sunxi_codec = NULL;
  871. if (!codec->codec_dai)
  872. return -1;
  873. sunxi_codec = snd_malloc(sizeof(struct sunxi_codec_info));
  874. if (!sunxi_codec) {
  875. snd_err("no memory\n");
  876. return -ENOMEM;
  877. }
  878. codec->private_data = (void *)sunxi_codec;
  879. snd_print("codec para init\n");
  880. /* get codec para from board config? */
  881. sunxi_codec->param = default_param;
  882. codec->codec_base_addr = (void *)SUNXI_CODEC_BASE_ADDR;
  883. codec->codec_dai->component = codec;
  884. sunxi_codec->pllclk = HAL_CLK_PLL_AUDIO;
  885. sunxi_codec->moduleclk = HAL_CLK_PERIPH_AUDIOCODEC_1X;
  886. hal_clk_set_parent(sunxi_codec->moduleclk, sunxi_codec->pllclk);
  887. hal_clock_enable(sunxi_codec->pllclk);
  888. hal_clock_enable(sunxi_codec->moduleclk);
  889. sunxi_codec_init(codec);
  890. #ifdef SUNXI_ADC_DAUDIO_SYNC
  891. adc_daudio_sync_codec = codec;
  892. #endif
  893. return 0;
  894. }
  895. static int sun8iw19_codec_remove(struct snd_codec *codec)
  896. {
  897. struct sunxi_codec_info *sunxi_codec = codec->private_data;
  898. struct sunxi_codec_param *param = &sunxi_codec->param;
  899. if (param->adcdrc_cfg)
  900. adcdrc_enable(codec, 0);
  901. if (param->adchpf_cfg)
  902. adchpf_enable(codec, 0);
  903. if (param->dacdrc_cfg)
  904. dacdrc_enable(codec, 0);
  905. if (param->dachpf_cfg)
  906. dachpf_enable(codec, 0);
  907. hal_clock_disable(sunxi_codec->moduleclk);
  908. hal_clock_disable(sunxi_codec->pllclk);
  909. snd_free(sunxi_codec);
  910. codec->private_data = NULL;
  911. return 0;
  912. }
  913. struct snd_codec sunxi_audiocodec = {
  914. .name = "audiocodec",
  915. .codec_dai = sun8iw19_codec_dai,
  916. .codec_dai_num = ARRAY_SIZE(sun8iw19_codec_dai),
  917. .private_data = NULL,
  918. .probe = sun8iw19_codec_probe,
  919. .remove = sun8iw19_codec_remove,
  920. .controls = sunxi_codec_controls,
  921. .num_controls = ARRAY_SIZE(sunxi_codec_controls),
  922. };