i2c_config.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. /*
  2. * Copyright (c) 2006-2021, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2024-07-31 shelton first version
  9. */
  10. #ifndef __I2C_CONFIG_H__
  11. #define __I2C_CONFIG_H__
  12. #include <rtthread.h>
  13. #include "dma_config.h"
  14. #ifdef __cplusplus
  15. extern "C" {
  16. #endif
  17. #define HWI2C_OWN_ADDRESS 0x0
  18. #define I2C1_EVT_IRQHandler I2C1_EVT_IRQHandler
  19. #define I2C1_ERR_IRQHandler I2C1_ERR_IRQHandler
  20. #define I2C2_EVT_IRQHandler I2C2_EVT_IRQHandler
  21. #define I2C2_ERR_IRQHandler I2C2_ERR_IRQHandler
  22. #define I2C3_EVT_IRQHandler I2C3_EVT_IRQHandler
  23. #define I2C3_ERR_IRQHandler I2C3_ERR_IRQHandler
  24. #ifdef BSP_USING_HARD_I2C1
  25. #define I2C1_CONFIG \
  26. { \
  27. .i2c_x = I2C1, \
  28. .i2c_name = "hwi2c1", \
  29. .timing = 100000, \
  30. .ev_irqn = I2C1_EVT_IRQn, \
  31. .er_irqn = I2C1_ERR_IRQn, \
  32. }
  33. #endif /* BSP_USING_HARD_I2C1 */
  34. #ifdef BSP_I2C1_RX_USING_DMA
  35. #define I2C1_RX_DMA_CONFIG \
  36. { \
  37. .dma_channel = I2C1_RX_DMA_CHANNEL, \
  38. .dma_clock = I2C1_RX_DMA_CLOCK, \
  39. .dma_irqn = I2C1_RX_DMA_IRQ, \
  40. }
  41. #endif /* BSP_I2C1_RX_USING_DMA */
  42. #ifdef BSP_I2C1_TX_USING_DMA
  43. #define I2C1_TX_DMA_CONFIG \
  44. { \
  45. .dma_channel = I2C1_TX_DMA_CHANNEL, \
  46. .dma_clock = I2C1_TX_DMA_CLOCK, \
  47. .dma_irqn = I2C1_TX_DMA_IRQ, \
  48. }
  49. #endif /* BSP_I2C1_TX_USING_DMA */
  50. #ifdef BSP_USING_HARD_I2C2
  51. #define I2C2_CONFIG \
  52. { \
  53. .i2c_x = I2C2, \
  54. .i2c_name = "hwi2c2", \
  55. .timing = 100000, \
  56. .ev_irqn = I2C2_EVT_IRQn, \
  57. .er_irqn = I2C2_ERR_IRQn, \
  58. }
  59. #endif /* BSP_USING_HARD_I2C2 */
  60. #ifdef BSP_I2C2_RX_USING_DMA
  61. #define I2C2_RX_DMA_CONFIG \
  62. { \
  63. .dma_channel = I2C2_RX_DMA_CHANNEL, \
  64. .dma_clock = I2C2_RX_DMA_CLOCK, \
  65. .dma_irqn = I2C2_RX_DMA_IRQ, \
  66. }
  67. #endif /* BSP_I2C2_RX_USING_DMA */
  68. #ifdef BSP_I2C2_TX_USING_DMA
  69. #define I2C2_TX_DMA_CONFIG \
  70. { \
  71. .dma_channel = I2C2_TX_DMA_CHANNEL, \
  72. .dma_clock = I2C2_TX_DMA_CLOCK, \
  73. .dma_irqn = I2C2_TX_DMA_IRQ, \
  74. }
  75. #endif /* BSP_I2C2_TX_USING_DMA */
  76. #ifdef BSP_USING_HARD_I2C3
  77. #define I2C3_CONFIG \
  78. { \
  79. .i2c_x = I2C3, \
  80. .i2c_name = "hwi2c3", \
  81. .timing = 100000, \
  82. .ev_irqn = I2C3_EVT_IRQn, \
  83. .er_irqn = I2C3_ERR_IRQn, \
  84. }
  85. #endif /* BSP_USING_HARD_I2C3 */
  86. #ifdef BSP_I2C3_RX_USING_DMA
  87. #define I2C3_RX_DMA_CONFIG \
  88. { \
  89. .dma_channel = I2C3_RX_DMA_CHANNEL, \
  90. .dma_clock = I2C3_RX_DMA_CLOCK, \
  91. .dma_irqn = I2C3_RX_DMA_IRQ, \
  92. }
  93. #endif /* BSP_I2C3_RX_USING_DMA */
  94. #ifdef BSP_I2C3_TX_USING_DMA
  95. #define I2C3_TX_DMA_CONFIG \
  96. { \
  97. .dma_channel = I2C3_TX_DMA_CHANNEL, \
  98. .dma_clock = I2C3_TX_DMA_CLOCK, \
  99. .dma_irqn = I2C3_TX_DMA_IRQ, \
  100. }
  101. #endif /* BSP_I2C3_TX_USING_DMA */
  102. #ifdef __cplusplus
  103. }
  104. #endif
  105. #endif /*__I2C_CONFIG_H__ */