link.icf 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940
  1. /*###ICF### Section handled by ICF editor, don't touch! ****/
  2. /*-Editor annotation file-*/
  3. /* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
  4. /*-Specials-*/
  5. define symbol __ICFEDIT_intvec_start__ = 0x08000000;
  6. /*-Memory Regions-*/
  7. define symbol __ICFEDIT_region_ROM_start__ = 0x08000000;
  8. define symbol __ICFEDIT_region_ROM_end__ = 0x080FFFFF; /* 1MB FLASH */
  9. define symbol __ICFEDIT_region_RAM_start__ = 0x24000000;
  10. define symbol __ICFEDIT_region_RAM_end__ = 0x2404FFFF; /* 320KB AXI SRAM */
  11. /*-Sizes-*/
  12. define symbol __ICFEDIT_size_cstack__ = 0x0400;
  13. define symbol __ICFEDIT_size_heap__ = 0x000;
  14. /**** End of ICF editor section. ###ICF###*/
  15. /* Commented memory regions for reference */
  16. /* define symbol __ICFEDIT_region_ITCM_start__ = 0x00000000; */
  17. /* define symbol __ICFEDIT_region_ITCM_end__ = 0x0000FFFF; /\* 64KB ITCM *\/ */
  18. /* define symbol __ICFEDIT_region_DTCM_start__ = 0x20000000; */
  19. /* define symbol __ICFEDIT_region_DTCM_end__ = 0x2001FFFF; /\* 128KB DTCM *\/ */
  20. /* define symbol __ICFEDIT_region_SRAM2_start__ = 0x30000000; */
  21. /* define symbol __ICFEDIT_region_SRAM2_end__ = 0x30007FFF; /\* 32KB AHB SRAM D2 *\/ */
  22. /* define symbol __ICFEDIT_region_SRAM3_start__ = 0x38000000; */
  23. /* define symbol __ICFEDIT_region_SRAM3_end__ = 0x38003FFF; /\* 16KB AHB SRAM D3 *\/ */
  24. /* define symbol __ICFEDIT_region_BSRAM_start__ = 0x38800000; */
  25. /* define symbol __ICFEDIT_region_BSRAM_end__ = 0x38800FFF; /\* 4KB BACKUP SRAM D3 *\/ */
  26. define memory mem with size = 4G;
  27. define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__];
  28. define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__];
  29. define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { };
  30. initialize by copy { readwrite };
  31. do not initialize { section .noinit };
  32. place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
  33. place in ROM_region { readonly };
  34. place in RAM_region { readwrite, last block CSTACK};