clk-scmi.c 10.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411
  1. /*
  2. * Copyright (c) 2006-2022, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2022-11-26 GuEe-GUI first version
  9. */
  10. #include <rtthread.h>
  11. #include <rtdevice.h>
  12. #define DBG_TAG "clk.scmi"
  13. #define DBG_LVL DBG_INFO
  14. #include <rtdbg.h>
  15. struct scmi_clk
  16. {
  17. struct rt_clk_node parent;
  18. struct rt_scmi_device *sdev;
  19. };
  20. #define raw_to_scmi_clk(raw) rt_container_of(raw, struct scmi_clk, parent)
  21. struct scmi_clk_data
  22. {
  23. struct rt_clk_cell cell;
  24. int id;
  25. rt_bool_t rate_discrete;
  26. union
  27. {
  28. struct
  29. {
  30. int rates_nr;
  31. rt_uint64_t rates[];
  32. } list;
  33. struct
  34. {
  35. rt_uint64_t min_rate;
  36. rt_uint64_t max_rate;
  37. rt_uint64_t step_size;
  38. } range;
  39. } info;
  40. };
  41. #define cell_to_scmi_clk_data(cell) rt_container_of(cell, struct scmi_clk_data, cell)
  42. static rt_err_t scmi_clk_op_gate(struct scmi_clk *sclk, int clk_id, rt_bool_t enable)
  43. {
  44. struct scmi_clk_state_in in =
  45. {
  46. .clock_id = rt_cpu_to_le32(clk_id),
  47. .attributes = rt_cpu_to_le32(enable),
  48. };
  49. struct scmi_clk_state_out out;
  50. struct rt_scmi_msg msg = RT_SCMI_MSG_IN_OUT(SCMI_CLOCK_CONFIG_SET, &in, &out);
  51. return rt_scmi_process_msg(sclk->sdev, &msg);
  52. }
  53. static rt_base_t scmi_clk_op_get_rate(struct scmi_clk *sclk, int clk_id)
  54. {
  55. rt_ubase_t res;
  56. struct scmi_clk_rate_get_in in =
  57. {
  58. .clock_id = rt_cpu_to_le32(clk_id),
  59. };
  60. struct scmi_clk_rate_get_out out;
  61. struct rt_scmi_msg msg = RT_SCMI_MSG_IN_OUT(SCMI_CLOCK_RATE_GET, &in, &out);
  62. res = rt_scmi_process_msg(sclk->sdev, &msg);
  63. if ((rt_base_t)res >= 0)
  64. {
  65. res = (rt_ubase_t)(((rt_uint64_t)out.rate_msb << 32) | out.rate_lsb);
  66. }
  67. return res;
  68. }
  69. static rt_base_t scmi_clk_op_set_rate(struct scmi_clk *sclk, int clk_id, rt_ubase_t rate)
  70. {
  71. struct scmi_clk_rate_set_in in =
  72. {
  73. .clock_id = rt_cpu_to_le32(clk_id),
  74. .flags = rt_cpu_to_le32(SCMI_CLK_RATE_ROUND_CLOSEST),
  75. .rate_lsb = rt_cpu_to_le32((rt_uint32_t)rate),
  76. .rate_msb = rt_cpu_to_le32((rt_uint32_t)((rt_uint64_t)rate >> 32)),
  77. };
  78. struct scmi_clk_rate_set_out out;
  79. struct rt_scmi_msg msg = RT_SCMI_MSG_IN_OUT(SCMI_CLOCK_RATE_SET, &in, &out);
  80. return rt_scmi_process_msg(sclk->sdev, &msg);
  81. }
  82. static rt_err_t scmi_clk_enable(struct rt_clk_cell *cell)
  83. {
  84. struct scmi_clk *sclk = raw_to_scmi_clk(cell->clk_np);
  85. struct scmi_clk_data *clk_data = cell_to_scmi_clk_data(cell);
  86. return scmi_clk_op_gate(sclk, clk_data->id, RT_TRUE);
  87. }
  88. static void scmi_clk_disable(struct rt_clk_cell *cell)
  89. {
  90. struct scmi_clk *sclk = raw_to_scmi_clk(cell->clk_np);
  91. struct scmi_clk_data *clk_data = cell_to_scmi_clk_data(cell);
  92. scmi_clk_op_gate(sclk, clk_data->id, RT_FALSE);
  93. }
  94. static rt_ubase_t scmi_clk_recalc_rate(struct rt_clk_cell *cell, rt_ubase_t parent_rate)
  95. {
  96. struct scmi_clk *sclk = raw_to_scmi_clk(cell->clk_np);
  97. struct scmi_clk_data *clk_data = cell_to_scmi_clk_data(cell);
  98. return scmi_clk_op_get_rate(sclk, clk_data->id);
  99. }
  100. static rt_base_t scmi_clk_round_rate(struct rt_clk_cell *cell, rt_ubase_t drate, rt_ubase_t *prate)
  101. {
  102. rt_uint64_t fmin, fmax, ftmp;
  103. struct scmi_clk_data *clk_data = cell_to_scmi_clk_data(cell);
  104. if (clk_data->rate_discrete)
  105. {
  106. return rate;
  107. }
  108. fmin = clk_data->info.range.min_rate;
  109. fmax = clk_data->info.range.max_rate;
  110. if (drate <= fmin)
  111. {
  112. return fmin;
  113. }
  114. if (drate >= fmax)
  115. {
  116. return fmax;
  117. }
  118. ftmp = drate - fmin;
  119. ftmp += clk_data->info.range.step_size - 1;
  120. rt_do_div(ftmp, clk_data->info.range.step_size);
  121. return ftmp * clk_data->info.range.step_size + fmin;
  122. }
  123. static rt_err_t scmi_clk_set_rate(struct rt_clk_cell *cell, rt_ubase_t rate, rt_ubase_t parent_rate)
  124. {
  125. rt_err_t err;
  126. rt_ubase_t res_rate;
  127. struct scmi_clk *sclk = raw_to_scmi_clk(cell->clk_np);
  128. struct scmi_clk_data *clk_data = cell_to_scmi_clk_data(cell);
  129. if (!(err = scmi_clk_op_set_rate(sclk, clk_data->id, rate)))
  130. {
  131. res_rate = scmi_clk_op_get_rate(sclk, clk_data->id);
  132. if ((rt_err_t)res_rate < 0)
  133. {
  134. err = (rt_err_t)res_rate;
  135. }
  136. }
  137. return err;
  138. }
  139. static const struct rt_clk_ops scmi_clk_ops =
  140. {
  141. .enable = scmi_clk_enable,
  142. .disable = scmi_clk_disable,
  143. .recalc_rate = scmi_clk_recalc_rate,
  144. .round_rate = scmi_clk_round_rate,
  145. .set_rate = scmi_clk_set_rate,
  146. };
  147. static rt_err_t scmi_clk_probe(struct rt_scmi_device *sdev)
  148. {
  149. rt_err_t err;
  150. rt_size_t cell_count, out_size;
  151. struct rt_scmi_msg msg;
  152. struct rt_device *dev = &sdev->parent;
  153. struct rt_clk_cell **cells_list = RT_NULL, *cell;
  154. struct scmi_clk_data *clk_data;
  155. struct scmi_clk_describe_rates_out *out = RT_NULL;
  156. struct scmi_clk_describe_rates_in in;
  157. struct scmi_clk_attributes attr;
  158. struct scmi_clk_name_in name_in;
  159. struct scmi_clk_name_out name_out;
  160. struct scmi_clk_describe_attributes_in clk_attr_in;
  161. struct scmi_clk_describe_attributes_out clk_attr_out;
  162. struct scmi_clk *sclk = rt_calloc(1, sizeof(*sclk));
  163. if (!sclk)
  164. {
  165. return -RT_ENOMEM;
  166. }
  167. sclk->sdev = sdev;
  168. msg = RT_SCMI_MSG_OUT(SCMI_COM_MSG_ATTRIBUTES, &attr);
  169. if ((err = rt_scmi_process_msg(sclk->sdev, &msg)))
  170. {
  171. goto _fail;
  172. }
  173. cell_count = rt_le16_to_cpu(attr.num_clocks);
  174. if (!(cells_list = rt_calloc(cell_count, sizeof(*cells_list))))
  175. {
  176. err = -RT_ENOMEM;
  177. goto _fail;
  178. }
  179. out_size = rt_offsetof(struct scmi_clk_describe_rates_out, rate[SCMI_MAX_NUM_RATES]);
  180. if (!(out = rt_malloc(out_size)))
  181. {
  182. err = -RT_ENOMEM;
  183. goto _fail;
  184. }
  185. for (int id = 0; id < cell_count; ++id)
  186. {
  187. const char *clk_name;
  188. rt_uint32_t flags, rates_nr, rate_discrete;
  189. in.id = rt_cpu_to_le32(id);
  190. in.rate_index = rt_cpu_to_le32(0);
  191. msg = RT_SCMI_MSG_RAW(SCMI_CLOCK_DESCRIBE_RATES, &in, sizeof(in), out, out_size);
  192. if ((err = rt_scmi_process_msg(sclk->sdev, &msg)))
  193. {
  194. goto _fail;
  195. }
  196. flags = rt_le32_to_cpu(out->num_rates_flags);
  197. rates_nr = SCMI_NUM_REMAINING(flags);
  198. rate_discrete = SCMI_RATE_DISCRETE(flags);
  199. if (rate_discrete)
  200. {
  201. clk_data = rt_malloc(rt_offsetof(struct scmi_clk_data,
  202. info.list.rates[SCMI_MAX_NUM_RATES]));
  203. }
  204. else
  205. {
  206. clk_data = rt_malloc(sizeof(*clk_data));
  207. }
  208. if (!clk_data)
  209. {
  210. err = -RT_ENOMEM;
  211. break;
  212. }
  213. if (rate_discrete)
  214. {
  215. for (int i = 0; i < rates_nr; ++i)
  216. {
  217. clk_data->info.list.rates[i] = SCMI_RATE_TO_U64(out->rate[i]);
  218. }
  219. clk_data->info.list.rates_nr = rates_nr;
  220. }
  221. else
  222. {
  223. clk_data->info.range.min_rate = SCMI_RATE_TO_U64(out->rate[0]);
  224. clk_data->info.range.max_rate = SCMI_RATE_TO_U64(out->rate[1]);
  225. clk_data->info.range.step_size = SCMI_RATE_TO_U64(out->rate[2]);
  226. }
  227. clk_data->rate_discrete = rate_discrete;
  228. clk_data->id = id;
  229. cell = &clk_data->cell;
  230. rt_memset(cell, 0, sizeof(*cell));
  231. clk_attr_in.clock_id = rt_cpu_to_le32(id);
  232. msg = RT_SCMI_MSG_IN_OUT(SCMI_CLOCK_ATTRIBUTES, &clk_attr_in, &clk_attr_out);
  233. if ((err = rt_scmi_process_msg(sclk->sdev, &msg)))
  234. {
  235. rt_free(clk_data);
  236. goto _fail;
  237. }
  238. if (SUPPORTS_EXTENDED_NAMES(clk_attr_out.attributes))
  239. {
  240. name_in.clock_id = rt_cpu_to_le32(id);
  241. msg = RT_SCMI_MSG_IN_OUT(SCMI_CLOCK_NAME_GET, &name_in, &name_out);
  242. if ((err = rt_scmi_process_msg(sclk->sdev, &msg)))
  243. {
  244. rt_free(clk_data);
  245. goto _fail;
  246. }
  247. clk_name = (const char *)name_out.name;
  248. }
  249. else
  250. {
  251. clk_name = (const char *)clk_attr_out.name;
  252. }
  253. if (!(cell->name = rt_strdup(clk_name)))
  254. {
  255. rt_free(clk_data);
  256. err = -RT_ENOMEM;
  257. goto _fail;
  258. }
  259. cell->ops = &scmi_clk_ops;
  260. cell->flags = RT_CLK_F_GET_RATE_NOCACHE;
  261. cells_list[id] = cell;
  262. }
  263. sclk->parent.dev = dev;
  264. sclk->parent.cells = cells_list;
  265. sclk->parent.cells_nr = cell_count;
  266. if ((err = rt_clk_register(&sclk->parent)))
  267. {
  268. goto _fail;
  269. }
  270. for (int id = 0; id < cell_count; ++id)
  271. {
  272. struct rt_clk *clk = rt_clk_cell_get_clk(cells_list[id], RT_NULL);
  273. if (clk)
  274. {
  275. rt_ubase_t min_rate, max_rate;
  276. clk_data = cell_to_scmi_clk_data(cells_list[id]);
  277. if (clk_data->rate_discrete)
  278. {
  279. min_rate = clk_data->info.list.rates[0];
  280. max_rate = clk_data->info.list.rates[clk_data->info.list.rates_nr - 1];
  281. }
  282. else
  283. {
  284. min_rate = clk_data->info.range.min_rate;
  285. max_rate = clk_data->info.range.max_rate;
  286. }
  287. rt_clk_set_rate_range(clk, min_rate, max_rate);
  288. }
  289. }
  290. return RT_EOK;
  291. _fail:
  292. if (out)
  293. {
  294. rt_free(out);
  295. }
  296. if (cells_list)
  297. {
  298. for (int id = 0; id < cell_count; ++id)
  299. {
  300. if (!cells_list[id])
  301. {
  302. break;
  303. }
  304. cell = cells_list[id];
  305. clk_data = cell_to_scmi_clk_data(cell);
  306. rt_free(clk_data);
  307. }
  308. rt_free(cells_list);
  309. }
  310. rt_free(sclk);
  311. return err;
  312. }
  313. static const struct rt_scmi_device_id scmi_clk_ids[] =
  314. {
  315. { SCMI_PROTOCOL_ID_CLOCK, "clocks" },
  316. { /* sentinel */ },
  317. };
  318. static struct rt_scmi_driver scmi_clk_driver =
  319. {
  320. .name = "clk-scmi",
  321. .ids = scmi_clk_ids,
  322. .probe = scmi_clk_probe,
  323. };
  324. static int scmi_clk_drv_register(void)
  325. {
  326. rt_scmi_driver_register(&scmi_clk_driver);
  327. return 0;
  328. }
  329. INIT_SUBSYS_EXPORT(scmi_clk_drv_register);