| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899 |
- /** @file reg_dmm.h
- * @brief DMM Register Layer Header File
- * @date 29.May.2013
- * @version 03.05.02
- *
- * This file contains:
- * - Definitions
- * - Types
- * - Interface Prototypes
- * .
- * which are relevant for the DMM driver.
- */
- /* (c) Texas Instruments 2009-2013, All rights reserved. */
- #ifndef __REG_DMM_H__
- #define __REG_DMM_H__
- #include "sys_common.h"
- #include "gio.h"
- /* USER CODE BEGIN (0) */
- /* USER CODE END */
- /* Dmm Register Frame Definition */
- /** @struct dmmBase
- * @brief DMM Base Register Definition
- *
- * This structure is used to access the DMM module registers.
- */
- /** @typedef dmmBASE_t
- * @brief DMM Register Frame Type Definition
- *
- * This type is used to access the DMM Registers.
- */
- typedef volatile struct dmmBase
- {
- uint32 GLBCTRL; /**< 0x0000: Global control register 0 */
- uint32 INTSET; /**< 0x0004: DMM Interrupt Set Register */
- uint32 INTCLR; /**< 0x0008: DMM Interrupt Clear Register */
- uint32 INTLVL; /**< 0x000C: DMM Interrupt Level Register */
- uint32 INTFLG; /**< 0x0010: DMM Interrupt Flag Register */
- uint32 OFF1; /**< 0x0014: DMM Interrupt Offset 1 Register */
- uint32 OFF2; /**< 0x0018: DMM Interrupt Offset 2 Register */
- uint32 DDMDEST; /**< 0x001C: DMM Direct Data Mode Destination Register */
- uint32 DDMBL; /**< 0x0020: DMM Direct Data Mode Blocksize Register */
- uint32 DDMPT; /**< 0x0024: DMM Direct Data Mode Pointer Register */
- uint32 INTPT; /**< 0x0028: DMM Direct Data Mode Interrupt Pointer Register */
- uint32 DEST0REG1; /**< 0x002C: DMM Destination 0 Region 1 */
- uint32 DEST0BL1; /**< 0x0030: DMM Destination 0 Blocksize 1 */
- uint32 DEST0REG2; /**< 0x0034: DMM Destination 0 Region 2 */
- uint32 DEST0BL2; /**< 0x0038: DMM Destination 0 Blocksize 2 */
- uint32 DEST1REG1; /**< 0x003C: DMM Destination 1 Region 1 */
- uint32 DEST1BL1; /**< 0x0040: DMM Destination 1 Blocksize 1 */
- uint32 DEST1REG2; /**< 0x0044: DMM Destination 1 Region 2 */
- uint32 DEST1BL2; /**< 0x0048: DMM Destination 1 Blocksize 2 */
- uint32 DEST2REG1; /**< 0x004C: DMM Destination 2 Region 1 */
- uint32 DEST2BL1; /**< 0x0050: DMM Destination 2 Blocksize 1 */
- uint32 DEST2REG2; /**< 0x0054: DMM Destination 2 Region 2 */
- uint32 DEST2BL2; /**< 0x0058: DMM Destination 2 Blocksize 2 */
- uint32 DEST3REG1; /**< 0x005C: DMM Destination 3 Region 1 */
- uint32 DEST3BL1; /**< 0x0060: DMM Destination 3 Blocksize 1 */
- uint32 DEST3REG2; /**< 0x0064: DMM Destination 3 Region 2 */
- uint32 DEST3BL2; /**< 0x0068: DMM Destination 3 Blocksize 2 */
- uint32 PC0; /**< 0x006C: DMM Pin Control 0 */
- uint32 PC1; /**< 0x0070: DMM Pin Control 1 */
- uint32 PC2; /**< 0x0074: DMM Pin Control 2 */
- uint32 PC3; /**< 0x0078: DMM Pin Control 3 */
- uint32 PC4; /**< 0x007C: DMM Pin Control 4 */
- uint32 PC5; /**< 0x0080: DMM Pin Control 5 */
- uint32 PC6; /**< 0x0084: DMM Pin Control 6 */
- uint32 PC7; /**< 0x0088: DMM Pin Control 7 */
- uint32 PC8; /**< 0x008C: DMM Pin Control 8 */
- } dmmBASE_t;
- /** @def dmmREG
- * @brief DMM Register Frame Pointer
- *
- * This pointer is used by the DMM driver to access the DMM module registers.
- */
- #define dmmREG ((dmmBASE_t *)0xFFFFF700U)
- /** @def dmmPORT
- * @brief DMM Port Register Pointer
- *
- * Pointer used by the GIO driver to access I/O PORT of DMM
- * (use the GIO drivers to access the port pins).
- */
- #define dmmPORT ((gioPORT_t *)0xFFFFF738U)
- /* USER CODE BEGIN (1) */
- /* USER CODE END */
- #endif
|
