Kconfig 1.5 KB

123456789101112131415161718192021222324252627282930313233343536
  1. menuconfig RT_USING_RESET
  2. bool "Using Reset Controller support"
  3. depends on RT_USING_DM
  4. depends on RT_USING_OFW
  5. default n
  6. help
  7. Turn on the reset-controller framework that lets platform drivers acquire
  8. reset lines by phandle, assert/deassert them, and request pulse sequences.
  9. This mirrors the Linux-style reset subsystem and requires both the device
  10. model and flattened device tree parser because controllers and consumers
  11. are linked by DT properties. Enable it whenever your SoC has shareable
  12. reset gates (RCC, PRCM, etc.) described in DTS; otherwise peripheral
  13. drivers such as DMA or watchdog blocks cannot safely leave reset.
  14. config RT_RESET_SCMI
  15. bool "Reset driver controlled via ARM SCMI interface"
  16. depends on RT_USING_RESET
  17. depends on RT_FIRMWARE_ARM_SCMI
  18. default n
  19. config RT_RESET_SIMPLE
  20. bool "Simple Reset Controller Driver"
  21. depends on RT_USING_RESET
  22. default n
  23. help
  24. Build the generic MMIO reset controller that toggles bits inside one or
  25. more memory-mapped registers. The driver supports active-high/-low lines,
  26. exposes optional delay-based `reset()` callbacks, and covers many SoC
  27. reset managers listed in its compatible table (STM32 RCC, Allwinner,
  28. Synopsys DW, Sophgo SG2042, etc.). Select this when your DTS describes
  29. a `reset-simple`-compatible node or when downstream controllers reuse the
  30. same register layout; leave it disabled if you rely on a custom reset IP.
  31. if RT_USING_RESET
  32. osource "$(SOC_DM_RESET_DIR)/Kconfig"
  33. endif