clk_compat.c 1.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. #include <sunxi_hal_common.h>
  2. #include <hal_clk.h>
  3. #include <hal_prcm.h>
  4. void hal_clock_init(void)
  5. {
  6. ccu_init();
  7. }
  8. hal_clk_status_t hal_clk_set_parent(hal_clk_id_t clk, hal_clk_id_t parent)
  9. {
  10. return ccu_set_mclk_src(clk, parent) == OK ?
  11. HAL_CLK_STATUS_OK :
  12. HAL_CLK_STATUS_INVALID_PARAMETER;
  13. }
  14. hal_clk_id_t hal_clk_get_parent(hal_clk_id_t clk)
  15. {
  16. return ccu_get_mclk_src(clk);
  17. }
  18. u32 hal_clk_recalc_rate(hal_clk_id_t clk)
  19. {
  20. return ccu_get_sclk_freq(clk);
  21. }
  22. u32 hal_clk_round_rate(hal_clk_id_t clk, u32 rate)
  23. {
  24. /* TODO */
  25. return HAL_CLK_RATE_UNINITIALIZED;
  26. }
  27. u32 hal_clk_get_rate(hal_clk_id_t clk)
  28. {
  29. return ccu_get_sclk_freq(clk);
  30. }
  31. hal_clk_status_t hal_clk_set_rate(hal_clk_id_t clk, u32 rate)
  32. {
  33. return ccu_set_sclk_freq(clk, rate) == OK ?
  34. HAL_CLK_STATUS_OK :
  35. HAL_CLK_STATUS_INVALID_PARAMETER;
  36. }
  37. hal_clk_status_t hal_clock_is_enabled(hal_clk_id_t clk)
  38. {
  39. /* FIXME: always return disabled */
  40. return HAL_CLK_STATUS_DISABLED;
  41. }
  42. hal_clk_status_t hal_clock_enable(hal_clk_id_t clk)
  43. {
  44. if (ccu_set_mclk_reset(clk, CCU_CLK_NRESET) != OK)
  45. return HAL_CLK_STATUS_ERROR_CLK_ENABLED_FAILED;
  46. if (ccu_set_mclk_onoff(clk, CCU_CLK_ON) != OK)
  47. return HAL_CLK_STATUS_ERROR_CLK_ENABLED_FAILED;
  48. return HAL_CLK_STATUS_OK;
  49. }
  50. hal_clk_status_t hal_clock_disable(hal_clk_id_t clk)
  51. {
  52. if (ccu_set_mclk_onoff(clk, CCU_CLK_OFF) != OK)
  53. return HAL_CLK_STATUS_ERROR_CLK_ENABLED_FAILED;
  54. if (ccu_set_mclk_reset(clk, CCU_CLK_RESET) != OK)
  55. return HAL_CLK_STATUS_ERROR_CLK_ENABLED_FAILED;
  56. return HAL_CLK_STATUS_OK;
  57. }