|
|
@@ -223,14 +223,14 @@
|
|
|
|
|
|
/* ---------------- DWC2 Configuration ---------------- */
|
|
|
//esp32s2/s3 can support up to 5 IN endpoints(include ep0) at the same time
|
|
|
-#define CONFIG_USB_DWC2_RXALL_FIFO_SIZE (208 / 4)
|
|
|
+#define CONFIG_USB_DWC2_RXALL_FIFO_SIZE (320 / 4)
|
|
|
#define CONFIG_USB_DWC2_TX0_FIFO_SIZE (64 / 4)
|
|
|
-#define CONFIG_USB_DWC2_TX1_FIFO_SIZE (136 / 4)
|
|
|
-#define CONFIG_USB_DWC2_TX2_FIFO_SIZE (136 / 4)
|
|
|
-#define CONFIG_USB_DWC2_TX3_FIFO_SIZE (128 / 4)
|
|
|
-#define CONFIG_USB_DWC2_TX4_FIFO_SIZE (128 / 4)
|
|
|
-#define CONFIG_USB_DWC2_TX5_FIFO_SIZE (0 / 4)
|
|
|
-#define CONFIG_USB_DWC2_TX6_FIFO_SIZE (0 / 4)
|
|
|
+#define CONFIG_USB_DWC2_TX1_FIFO_SIZE (64 / 4)
|
|
|
+#define CONFIG_USB_DWC2_TX2_FIFO_SIZE (64 / 4)
|
|
|
+#define CONFIG_USB_DWC2_TX3_FIFO_SIZE (64 / 4)
|
|
|
+#define CONFIG_USB_DWC2_TX4_FIFO_SIZE (64 / 4)
|
|
|
+#define CONFIG_USB_DWC2_TX5_FIFO_SIZE (64 / 4)
|
|
|
+#define CONFIG_USB_DWC2_TX6_FIFO_SIZE (64 / 4)
|
|
|
#define CONFIG_USB_DWC2_TX7_FIFO_SIZE (0 / 4)
|
|
|
#define CONFIG_USB_DWC2_TX8_FIFO_SIZE (0 / 4)
|
|
|
|