serial_v2.h 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194
  1. /*
  2. * Copyright (c) 2006-2023, RT-Thread Development Team
  3. *
  4. * SPDX-License-Identifier: Apache-2.0
  5. *
  6. * Change Logs:
  7. * Date Author Notes
  8. * 2021-06-01 KyleChan first version
  9. */
  10. #ifndef __SERIAL_V2_H__
  11. #define __SERIAL_V2_H__
  12. #include <rtthread.h>
  13. #define BAUD_RATE_2400 2400
  14. #define BAUD_RATE_4800 4800
  15. #define BAUD_RATE_9600 9600
  16. #define BAUD_RATE_19200 19200
  17. #define BAUD_RATE_38400 38400
  18. #define BAUD_RATE_57600 57600
  19. #define BAUD_RATE_115200 115200
  20. #define BAUD_RATE_230400 230400
  21. #define BAUD_RATE_460800 460800
  22. #define BAUD_RATE_500000 500000
  23. #define BAUD_RATE_921600 921600
  24. #define BAUD_RATE_2000000 2000000
  25. #define BAUD_RATE_2500000 2500000
  26. #define BAUD_RATE_3000000 3000000
  27. #define DATA_BITS_5 5
  28. #define DATA_BITS_6 6
  29. #define DATA_BITS_7 7
  30. #define DATA_BITS_8 8
  31. #define DATA_BITS_9 9
  32. #define STOP_BITS_1 0
  33. #define STOP_BITS_2 1
  34. #define STOP_BITS_3 2
  35. #define STOP_BITS_4 3
  36. #ifdef _WIN32
  37. #include <windows.h>
  38. #else
  39. #define PARITY_NONE 0
  40. #define PARITY_ODD 1
  41. #define PARITY_EVEN 2
  42. #endif
  43. #define BIT_ORDER_LSB 0
  44. #define BIT_ORDER_MSB 1
  45. #define NRZ_NORMAL 0 /* Non Return to Zero : normal mode */
  46. #define NRZ_INVERTED 1 /* Non Return to Zero : inverted mode */
  47. #define RT_DEVICE_FLAG_RX_BLOCKING 0x1000
  48. #define RT_DEVICE_FLAG_RX_NON_BLOCKING 0x2000
  49. #define RT_DEVICE_FLAG_TX_BLOCKING 0x4000
  50. #define RT_DEVICE_FLAG_TX_NON_BLOCKING 0x8000
  51. #define RT_SERIAL_RX_BLOCKING RT_DEVICE_FLAG_RX_BLOCKING
  52. #define RT_SERIAL_RX_NON_BLOCKING RT_DEVICE_FLAG_RX_NON_BLOCKING
  53. #define RT_SERIAL_TX_BLOCKING RT_DEVICE_FLAG_TX_BLOCKING
  54. #define RT_SERIAL_TX_NON_BLOCKING RT_DEVICE_FLAG_TX_NON_BLOCKING
  55. #define RT_DEVICE_CHECK_OPTMODE 0x20
  56. #define RT_SERIAL_EVENT_RX_IND 0x01 /* Rx indication */
  57. #define RT_SERIAL_EVENT_TX_DONE 0x02 /* Tx complete */
  58. #define RT_SERIAL_EVENT_RX_DMADONE 0x03 /* Rx DMA transfer done */
  59. #define RT_SERIAL_EVENT_TX_DMADONE 0x04 /* Tx DMA transfer done */
  60. #define RT_SERIAL_EVENT_RX_TIMEOUT 0x05 /* Rx timeout */
  61. #define RT_SERIAL_ERR_OVERRUN 0x01
  62. #define RT_SERIAL_ERR_FRAMING 0x02
  63. #define RT_SERIAL_ERR_PARITY 0x03
  64. #define RT_SERIAL_TX_DATAQUEUE_SIZE 2048
  65. #define RT_SERIAL_TX_DATAQUEUE_LWM 30
  66. #define RT_SERIAL_RX_MINBUFSZ 64
  67. #define RT_SERIAL_TX_MINBUFSZ 64
  68. #define RT_SERIAL_TX_BLOCKING_BUFFER 1
  69. #define RT_SERIAL_TX_BLOCKING_NO_BUFFER 0
  70. #define RT_SERIAL_FLOWCONTROL_CTSRTS 1
  71. #define RT_SERIAL_FLOWCONTROL_NONE 0
  72. /* Default config for serial_configure structure */
  73. #define RT_SERIAL_CONFIG_DEFAULT \
  74. { \
  75. BAUD_RATE_115200, /* 115200 bits/s */ \
  76. DATA_BITS_8, /* 8 databits */ \
  77. STOP_BITS_1, /* 1 stopbit */ \
  78. PARITY_NONE, /* No parity */ \
  79. BIT_ORDER_LSB, /* LSB first sent */ \
  80. NRZ_NORMAL, /* Normal mode */ \
  81. RT_SERIAL_RX_MINBUFSZ, /* rxBuf size */ \
  82. RT_SERIAL_TX_MINBUFSZ, /* txBuf size */ \
  83. RT_SERIAL_FLOWCONTROL_NONE, /* Off flowcontrol */ \
  84. 0 \
  85. }
  86. struct serial_configure
  87. {
  88. rt_uint32_t baud_rate;
  89. rt_uint32_t data_bits :4;
  90. rt_uint32_t stop_bits :2;
  91. rt_uint32_t parity :2;
  92. rt_uint32_t bit_order :1;
  93. rt_uint32_t invert :1;
  94. rt_uint32_t rx_bufsz :16;
  95. rt_uint32_t tx_bufsz :16;
  96. rt_uint32_t flowcontrol :1;
  97. rt_uint32_t reserved :5;
  98. };
  99. /*
  100. * Serial Receive FIFO mode
  101. */
  102. struct rt_serial_rx_fifo
  103. {
  104. struct rt_ringbuffer rb;
  105. struct rt_completion rx_cpt;
  106. rt_uint16_t rx_cpt_index;
  107. /* software fifo */
  108. rt_uint8_t buffer[];
  109. };
  110. /*
  111. * Serial Transmit FIFO mode
  112. */
  113. struct rt_serial_tx_fifo
  114. {
  115. struct rt_ringbuffer rb;
  116. rt_size_t put_size;
  117. rt_bool_t activated;
  118. struct rt_completion tx_cpt;
  119. /* software fifo */
  120. rt_uint8_t buffer[];
  121. };
  122. struct rt_serial_device
  123. {
  124. struct rt_device parent;
  125. const struct rt_uart_ops *ops;
  126. struct serial_configure config;
  127. void *serial_rx;
  128. void *serial_tx;
  129. struct rt_device_notify rx_notify;
  130. };
  131. /**
  132. * uart operators
  133. */
  134. struct rt_uart_ops
  135. {
  136. rt_err_t (*configure)(struct rt_serial_device *serial,
  137. struct serial_configure *cfg);
  138. rt_err_t (*control)(struct rt_serial_device *serial,
  139. int cmd,
  140. void *arg);
  141. int (*putc)(struct rt_serial_device *serial, char c);
  142. int (*getc)(struct rt_serial_device *serial);
  143. rt_ssize_t (*transmit)(struct rt_serial_device *serial,
  144. rt_uint8_t *buf,
  145. rt_size_t size,
  146. rt_uint32_t tx_flag);
  147. };
  148. void rt_hw_serial_isr(struct rt_serial_device *serial, int event);
  149. rt_err_t rt_hw_serial_register(struct rt_serial_device *serial,
  150. const char *name,
  151. rt_uint32_t flag,
  152. void *data);
  153. #endif