| 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118 |
- <?xml version="1.0" encoding="UTF-8"?>
- <Root xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="SCHVerif.xsd">
- <Device>
- <DeviceID>0x450</DeviceID>
- <Vendor>STMicroelectronics</Vendor>
- <Type>MCU</Type>
- <CPU>Cortex-M7</CPU>
- <Name>STM32H7xx</Name>
- <Series>STM32H7</Series>
- <Description>ARM 32-bit Cortex-M7 and ARM 32-bit Cortex-M4 dual core based device</Description>
- <Configurations>
- <!-- JTAG_SWD Interface -->
- <Interface name="JTAG_SWD">
- <Configuration number="0x0"> <!-- Security extension available && multi-core-->
- <SecurityEx>
- <WriteRegister address="0x580244F4" value="0x2"/>
- <ReadRegister address="0x58000528" mask="0x1" value="0x0"/>
- </SecurityEx>
- <MultiCore>
- <ReadRegister address="0x0" mask="0x0" value="0x4"/>
- </MultiCore>
- <!--<RomLess>
- <ReadRegister address="0x1FF1E880" mask="0x80" value="0x00"/>
- </RomLess>-->
- </Configuration>
- <Configuration number="0x1"> <!-- Security extension not available && multi-core -->
- <SecurityEx>
- <WriteRegister address="0x580244F4" value="0x2"/>
- <ReadRegister address="0x58000528" mask="0x1" value="0x1"/>
- </SecurityEx>
- <MultiCore>
- <ReadRegister address="0x0" mask="0x0" value="0x4"/>
- </MultiCore>
- <!-- <RomLess>
- <ReadRegister address="0x1FF1E880" mask="0x80" value="0x00"/>
- </RomLess> -->
- </Configuration>
- <Configuration number="0x2"> <!-- Security extension available && single core -->
- <SecurityEx>
- <WriteRegister address="0x580244F4" value="0x2"/>
- <ReadRegister address="0x58000528" mask="0x1" value="0x0"/>
- </SecurityEx>
- <MultiCore>
- <ReadRegister address="0x0" mask="0x0" value="0x3"/>
- </MultiCore>
- <RomLess>
- <ReadRegister address="0x1FF1E880" mask="0x80" value="0x00"/>
- </RomLess>
- </Configuration>
- <Configuration number="0x3"> <!-- Security extension not available && single core -->
- <SecurityEx>
- <WriteRegister address="0x580244F4" value="0x2"/>
- <ReadRegister address="0x58000528" mask="0x1" value="0x1"/>
- </SecurityEx>
- <MultiCore>
- <ReadRegister address="0x0" mask="0x0" value="0x3"/>
- </MultiCore>
- <RomLess>
- <ReadRegister address="0x1FF1E880" mask="0x80" value="0x00"/>
- </RomLess>
- </Configuration>
- <!-- ROMLESS Configurations -->
- <Configuration number="0x4"> <!-- Security extension available && multi-core-->
- <SecurityEx>
- <WriteRegister address="0x580244F4" value="0x2"/>
- <ReadRegister address="0x58000528" mask="0x1" value="0x0"/>
- </SecurityEx>
- <MultiCore>
- <ReadRegister address="0x0" mask="0x0" value="0x4"/>
- </MultiCore>
- <RomLess>
- <ReadRegister address="0x1FF1E880" mask="0x80" value="0x80"/>
- </RomLess>
- </Configuration>
- <Configuration number="0x5"> <!-- Security extension not available && multi-core -->
- <SecurityEx>
- <WriteRegister address="0x580244F4" value="0x2"/>
- <ReadRegister address="0x58000528" mask="0x1" value="0x1"/>
- </SecurityEx>
- <MultiCore>
- <ReadRegister address="0x0" mask="0x0" value="0x4"/>
- </MultiCore>
- <RomLess>
- <ReadRegister address="0x1FF1E880" mask="0x80" value="0x80"/>
- </RomLess>
- </Configuration>
- <Configuration number="0x6"> <!-- Security extension available && single core -->
- <SecurityEx>
- <WriteRegister address="0x580244F4" value="0x2"/>
- <ReadRegister address="0x58000528" mask="0x1" value="0x0"/>
- </SecurityEx>
- <MultiCore>
- <ReadRegister address="0x0" mask="0x0" value="0x3"/>
- </MultiCore>
- <RomLess>
- <ReadRegister address="0x1FF1E880" mask="0x80" value="0x80"/>
- </RomLess>
- </Configuration>
- <Configuration number="0x7"> <!-- Security extension not available && single core -->
- <RomLess>
- <ReadRegister address="0x1FF1E880" mask="0x80" value="0x80"/>
- </RomLess>
- <SecurityEx>
- <WriteRegister address="0x580244F4" value="0x2"/>
- <ReadRegister address="0x58000528" mask="0x1" value="0x1"/>
- </SecurityEx>
- <MultiCore>
- <ReadRegister address="0x0" mask="0x0" value="0x3"/>
- </MultiCore>
- </Configuration>
- </Interface>
- <!-- Bootloader Interface -->
- <Interface name="Bootloader">
- <Configuration number="0x0"> <!-- Security extension availabe && multicore--> <!-- dummy always true -->
- <Dummy>
- <ReadRegister address="0x08000000" mask="0x0" value="0x0"/>
- </Dummy>
- </Configuration>
- </Interface>
- </Configurations>
- <!-- Peripherals -->
- <Peripherals>
- <!-- Embedded SRAM -->
- <Peripheral>
- <Name>Embedded SRAM</Name>
- <Type>Storage</Type>
- <Description/>
- <ErasedValue>0x00</ErasedValue>
- <Access>RWE</Access>
- <!-- 512 KB -->
- <Configuration>
- <Parameters address="0x24000000" name="SRAM" size="0x80000"/>
- <Description/>
- <Organization>Single</Organization>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x24000000" name="SRAM" occurence="0x1" size="0x80000"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- Embedded Flash -->
- <Peripheral>
- <Name>Embedded Flash</Name>
- <Type>Storage</Type>
- <Description>The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the Flash memory. It implements the erase and program Flash memory operations and the read and write protection mechanisms</Description>
- <ErasedValue>0xFF</ErasedValue>
- <Access>RWE</Access>
- <FlashSize address="0x1FF1E880" default="0x200000"/>
- <BootloaderVersion address="0x1FF1E7FE"/>
- <!-- 2MB Dual Bank -->
- <Configuration config="0,1,2,3">
- <Parameters address="0x08000000" name="2 MBytes Dual Bank Embedded Flash" size="0x200000"/>
- <Description/>
- <Organization>Dual</Organization>
- <Allignement>0x20</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x08000000" name="sector0" occurence="0x8" size="0x20000"/>
- </Field>
- </Bank>
- <Bank name="Bank 2">
- <Field>
- <Parameters address="0x08100000" name="sector8" occurence="0x8" size="0x20000"/>
- </Field>
- </Bank>
- </Configuration>
- <!-- RomLess 128KB -->
- <Configuration config="4,5,6,7">
- <Parameters address="0x08000000" name="RomLess 128 KB Embedded Flash" size="0x20000"/>
- <Description/>
- <Organization>Single</Organization>
- <Allignement>0x20</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x08000000" name="sector0" occurence="0x1" size="0x20000"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- ITCM Flash -->
- <Peripheral>
- <Name>ITCM Flash</Name>
- <Type>Storage</Type>
- <Description>The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the Flash memory. It implements the erase and program Flash memory operations and the read and write protection mechanisms</Description>
- <ErasedValue>0xFF</ErasedValue>
- <Access>RWE</Access>
- <!-- 2MB Dual Bank -->
- <Configuration config="0,1,2,3">
- <Parameters address="0x00200000" name="2 MBytes Dual Bank Embedded Flash" size="0x200000"/>
- <Description/>
- <Organization>Dual</Organization>
- <Allignement>0x20</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x00200000" name="sector0" occurence="0x8" size="0x20000"/>
- </Field>
- </Bank>
- <Bank name="Bank 2">
- <Field>
- <Parameters address="0x00300000" name="sector8" occurence="0x8" size="0x20000"/>
- </Field>
- </Bank>
- </Configuration>
- <!-- RomLess 128KB -->
- <Configuration config="4,5,6,7">
- <Parameters address="0x00200000" name="RomLess 128 KB Embedded Flash" size="0x20000"/>
- <Description/>
- <Organization>Single</Organization>
- <Allignement>0x20</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x00200000" name="sector0" occurence="0x1" size="0x20000"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- Option Bytes -->
- <Peripheral>
- <Name>Option Bytes</Name>
- <Type>Configuration</Type>
- <Description/>
- <Access>RW</Access>
- <Bank>
- <Parameters address="0x5200201C" name="Bank 1" size="0x134"/>
- <Category>
- <Name>Read Out Protection</Name>
- <Field>
- <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>RDP</Name>
- <Description>Read protection option byte. The read protection is used to protect the software code stored in Flash memory.</Description>
- <BitOffset>0x8</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0xAA">Level 0, no protection</Val>
- <Val value="0xBB">or any value other than 0xAA and 0xCC: Level 1, read protection</Val>
- <Val value="0xCC">Level 2, chip protection</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>RDP</Name>
- <Description>Read protection option byte. The read protection is used to protect the software code stored in Flash memory.</Description>
- <BitOffset>0x8</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0xAA">Level 0, no protection</Val>
- <Val value="0xBB">or any value other than 0xAA and 0xCC: Level 1, read protection</Val>
- <Val value="0xCC">Level 2, chip protection</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>RSS</Name>
- <Field>
- <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
- <AssignedBits>
- <!--Bit>
- <Name>RSS1</Name>
- <Description/>
- <BitOffset>0x1A</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">No SFI process on going</Val>
- <Val value="0x1">SFI process started</Val>
- </Values>
- </Bit-->
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
- <AssignedBits>
- <!--Bit>
- <Name>RSS1</Name>
- <Description/>
- <BitOffset>0x1A</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">No SFI process on going</Val>
- <Val value="0x1">SFI process started</Val>
- </Values>
- </Bit-->
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>BOR Level</Name>
- <Field>
- <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>BOR_LEV</Name>
- <Description>These bits reflects the power level that generates a system reset. Refer to device datasheet for the values of VBORx VDD reset thresholds.</Description>
- <BitOffset>0x2</BitOffset>
- <BitWidth>0x2</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">reset level is set to VBOR0</Val>
- <Val value="0x1">reset level is set to VBOR1</Val>
- <Val value="0x2">reset level is set to VBOR2</Val>
- <Val value="0x3">reset level is set to VBOR3</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>BOR_LEV</Name>
- <Description>These bits reflects the power level that generates a system reset. Refer to device datasheet for the values of VBORx VDD reset thresholds.</Description>
- <BitOffset>0x2</BitOffset>
- <BitWidth>0x2</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">reset level is set to VBOR0</Val>
- <Val value="0x1">reset level is set to VBOR1</Val>
- <Val value="0x2">reset level is set to VBOR2</Val>
- <Val value="0x3">reset level is set to VBOR3</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>User Configuration</Name>
- <Field>
- <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>IWDG1_SW</Name>
- <Description/>
- <BitOffset>0x4</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Independent watchdog is controlled by hardware</Val>
- <Val value="0x1">Independent watchdog is controlled by software</Val>
- </Values>
- </Bit>
- <Bit config="0,1,4,5">
- <Name>IWDG2_SW</Name>
- <Description/>
- <BitOffset>0x5</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Independent watchdog is controlled by hardware</Val>
- <Val value="0x1">Independent watchdog is controlled by software</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>NRST_STOP_D1</Name>
- <Description/>
- <BitOffset>0x6</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">STOP mode on Domain 1 is entering with reset</Val>
- <Val value="0x1">STOP mode on Domain 1 is entering without reset</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>NRST_STBY_D1</Name>
- <Description/>
- <BitOffset>0x7</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">STANDBY mode on Domain 1 is entering with reset</Val>
- <Val value="0x1">STANDBY mode on Domain 1 is entering without reset</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>FZ_IWDG_STOP</Name>
- <Description/>
- <BitOffset>0x11</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Independent watchdog is freezed in STOP mode</Val>
- <Val value="0x1">Independent watchdog is running in STOP mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>FZ_IWDG_SDBY</Name>
- <Description/>
- <BitOffset>0x12</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Independent watchdog is freezed in STANDBY mode</Val>
- <Val value="0x1">Independent watchdog is running in STANDBY mode</Val>
- </Values>
- </Bit>
- <Bit config="0,2,4,6">
- <Name>SECURITY</Name>
- <Description/>
- <BitOffset>0x15</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Security feature disabled</Val>
- <Val value="0x1">Security feature enabled</Val>
- </Values>
- </Bit>
- <Bit config="0,1">
- <Name>BCM4</Name>
- <Description/>
- <BitOffset>0x16</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">CM4 boot disabled</Val>
- <Val value="0x1">CM4 boot enabled</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>BCM7</Name>
- <Description/>
- <BitOffset>0x17</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">CM7 boot disabled</Val>
- <Val value="0x1">CM7 boot enabled</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>NRST_STOP_D2</Name>
- <Description/>
- <BitOffset>0x18</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">STOP mode on Domain 2 is entering with reset</Val>
- <Val value="0x1">STOP mode on Domain 2 is entering without reset</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>NRST_STBY_D2</Name>
- <Description/>
- <BitOffset>0x19</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">STANDBY mode on Domain 2 is entering with reset</Val>
- <Val value="0x1">STANDBY mode on Domain 2 is entering without reset</Val>
- </Values>
- </Bit>
- <Bit config="0,1,2,3">
- <Name>SWAP_BANK</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">after boot loading, no swap for user sectors</Val>
- <Val value="0x1">after boot loading, user sectors swapped</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IO_HSLV</Name>
- <Description> I/O high-speed at low-voltage configuration bit. This bit indicates that the product operates below 2.5 V</Description>
- <BitOffset>0x1D</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Product working in the full voltage range, I/O speed optimization at low-voltage disabled</Val>
- <Val value="0x1">Product operating below 2.5 V, I/O speed optimization at low-voltage feature allowed</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>IWDG1_SW</Name>
- <Description/>
- <BitOffset>0x4</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Independent watchdog is controlled by hardware</Val>
- <Val value="0x1">Independent watchdog is controlled by software</Val>
- </Values>
- </Bit>
- <Bit config="0,1,4,5">
- <Name>IWDG2_SW</Name>
- <Description/>
- <BitOffset>0x5</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Independent watchdog is controlled by hardware</Val>
- <Val value="0x1">Independent watchdog is controlled by software</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>NRST_STOP_D1</Name>
- <Description/>
- <BitOffset>0x6</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">STOP mode on Domain 1 is entering with reset</Val>
- <Val value="0x1">STOP mode on Domain 1 is entering without reset</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>NRST_STBY_D1</Name>
- <Description/>
- <BitOffset>0x7</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">STANDBY mode on Domain 1 is entering with reset</Val>
- <Val value="0x1">STANDBY mode on Domain 1 is entering without reset</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>FZ_IWDG_STOP</Name>
- <Description/>
- <BitOffset>0x11</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Independent watchdog is freezed in STOP mode</Val>
- <Val value="0x1">Independent watchdog is running in STOP mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>FZ_IWDG_SDBY</Name>
- <Description/>
- <BitOffset>0x12</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Independent watchdog is freezed in STANDBY mode</Val>
- <Val value="0x1">Independent watchdog is running in STANDBY mode</Val>
- </Values>
- </Bit>
- <Bit config="0,2,4,6">
- <Name>SECURITY</Name>
- <Description/>
- <BitOffset>0x15</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Security feature disabled</Val>
- <Val value="0x1">Security feature enabled</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IO_HSLV</Name>
- <Description> I/O high-speed at low-voltage configuration bit. This bit indicates that the product operates below 2.5 V</Description>
- <BitOffset>0x1D</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Product working in the full voltage range, I/O speed optimization at low-voltage disabled</Val>
- <Val value="0x1">Product operating below 2.5 V, I/O speed optimization at low-voltage feature allowed</Val>
- </Values>
- </Bit>
- <Bit config="0,1,4,5">
- <Name>BCM4</Name>
- <Description/>
- <BitOffset>0x16</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">CM4 boot disabled</Val>
- <Val value="0x1">CM4 boot enabled</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>BCM7</Name>
- <Description/>
- <BitOffset>0x17</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">CM7 boot disabled</Val>
- <Val value="0x1">CM7 boot enabled</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>NRST_STOP_D2</Name>
- <Description/>
- <BitOffset>0x18</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">STOP mode on Domain 2 is entering with reset</Val>
- <Val value="0x1">STOP mode on Domain 2 is entering without reset</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>NRST_STBY_D2</Name>
- <Description/>
- <BitOffset>0x19</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">STANDBY mode on Domain 2 is entering with reset</Val>
- <Val value="0x1">STANDBY mode on Domain 2 is entering without reset</Val>
- </Values>
- </Bit>
- <Bit config="0,1,2,3">
- <Name>SWAP_BANK</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">after boot loading, no swap for user sectors</Val>
- <Val value="0x1">after boot loading, user sectors swapped</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Boot address Option Bytes</Name>
- <Field>
- <Parameters address="0x52002040" name="FBOOT7_CUR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>BOOT_CM7_ADD0</Name>
- <Description>Define the boot address for Cortex-M7 when BOOT0=0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x10000" offset="0x0"/>
- </Bit>
- <Bit>
- <Name>BOOT_CM7_ADD1</Name>
- <Description>Define the boot address for Cortex-M7 when BOOT0=1</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x10000" offset="0x0"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002048" name="FBOOT4_CUR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,1,4,5">
- <Name>BOOT_CM4_ADD0</Name>
- <Description>Define the boot address for Cortex-M4 when BOOT0=0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x10000" offset="0x0"/>
- </Bit>
- <Bit config="0,1,4,5">
- <Name>BOOT_CM4_ADD1</Name>
- <Description>Define the boot address for Cortex-M4 when BOOT0=1</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x10000" offset="0x0"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002044" name="FBOOT7_PRG" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>BOOT_CM7_ADD0</Name>
- <Description/>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x10000" offset="0x0"/>
- </Bit>
- <Bit>
- <Name>BOOT_CM7_ADD1</Name>
- <Description/>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x10000" offset="0x0"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x5200204C" name="FBOOT4_PRG" size="0x4"/>
- <AssignedBits>
- <Bit config="0,1,4,5">
- <Name>BOOT_CM4_ADD0</Name>
- <Description/>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x10000" offset="0x0"/>
- </Bit>
- <Bit config="0,1,4,5">
- <Name>BOOT_CM4_ADD1</Name>
- <Description/>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x10000" offset="0x0"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>PCROP Protection</Name>
- <Field>
- <Parameters address="0x52002028" name="FPRAR_CUR_A" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>PROT_AREA_START1</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x100" offset="0x08000000"/>
- </Bit>
- <Bit>
- <Name>PROT_AREA_END1</Name>
- <Description>Flash Bank 1 PCROP End address (excluded). Deactivation of PCROP can be done by enbaling DMEP1 bit and changing RDP from level 1 to level 0 while putting end address greater than start address.</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x100" offset="0x080000FF"/>
- </Bit>
- <Bit>
- <Name>DMEP1</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Flash Bank 1 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs</Val>
- <Val value="0x1">Flash Bank 1 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x5200202C" name="FPRAR_PRG_A" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>PROT_AREA_START1</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x100" offset="0x08000000"/>
- </Bit>
- <Bit>
- <Name>PROT_AREA_END1</Name>
- <Description>Flash Bank 1 PCROP End address (excluded). Deactivation of PCROP can be done by enbaling DMEP1 bit and changing RDP from level 1 to level 0 while putting end address greater than start address</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x100" offset="0x080000FF"/>
- </Bit>
- <Bit>
- <Name>DMEP1</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Flash Bank 1 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs</Val>
- <Val value="0x1">Flash Bank 1 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002128" name="FPRAR_CUR_B" size="0x4"/>
- <AssignedBits>
- <Bit config="0,1,2,3">
- <Name>PROT_AREA_START2</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x100" offset="0x08100000"/>
- </Bit>
- <Bit config="0,1,2,3">
- <Name>PROT_AREA_END2</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enbaling DMEP2 bit and changing RDP from level 1 to level 0 while putting end address greater than start address</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x100" offset="0x081000FF"/>
- </Bit>
- <Bit config="0,1,2,3">
- <Name>DMEP2</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Flash Bank 2 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs</Val>
- <Val value="0x1">Flash Bank 2 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x5200212C" name="FPRAR_PRG_B" size="0x4"/>
- <AssignedBits>
- <Bit config="0,1,2,3">
- <Name>PROT_AREA_START2</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x100" offset="0x08100000"/>
- </Bit>
- <Bit config="0,1,2,3">
- <Name>PROT_AREA_END2</Name>
- <Description>Flash Bank 2 PCROP End address (excluded). Deactivation of PCROP can be done by enbaling DMEP2 bit and changing RDP from level 1 to level 0 while putting end address greater than start address</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x100" offset="0x081000FF"/>
- </Bit>
- <Bit config="0,1,2,3">
- <Name>DMEP2</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Flash Bank 2 PCROP zone is kept when RDP level regression (change from level 1 to 0) occurs</Val>
- <Val value="0x1">Flash Bank 2 PCROP zone is erased when RDP level regression (change from level 1 to 0) occurs</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Secure Protection</Name>
- <Field>
- <Parameters address="0x52002030" name="FSCAR_CUR_A" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,4,6">
- <Name>SEC_AREA_START1</Name>
- <Description>Flash Bank 1 secure area start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x100" offset="0x08000000"/>
- </Bit>
- <Bit config="0,2,4,6">
- <Name>SEC_AREA_END1</Name>
- <Description>Flash Bank 1 secure area end address. If this address is equal to SEC_AREA_START1, the whole bank 1 is secure protected.If this address is lower than SEC_AREA_START1, no protection is set on bank 1.</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x100" offset="0x080000FF"/>
- </Bit>
- <Bit config="0,2,4,6">
- <Name>DMES1</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Flash Bank 1 secure area is kept when RDP level regression (change from level 1 to 0) occurs</Val>
- <Val value="0x1">Flash Bank 1 secure area is erased when RDP level regression (change from level 1 to 0) occurs</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002034" name="FSCAR_PRG_A" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,4,6">
- <Name>SEC_AREA_START1</Name>
- <Description>Flash Bank 1 secure area start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x100" offset="0x08000000"/>
- </Bit>
- <Bit config="0,2,4,6">
- <Name>SEC_AREA_END1</Name>
- <Description>Flash Bank 1 secure area end address. If this address is equal to SEC_AREA_START1, the whole bank 1 is secure protected.If this address is lower than SEC_AREA_START1, no protection is set on bank 1.</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x100" offset="0x080000FF"/>
- </Bit>
- <Bit config="0,2,4,6">
- <Name>DMES1</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Flash Bank 1 secure area is kept when RDP level regression (change from level 1 to 0) occurs</Val>
- <Val value="0x1">Flash Bank 1 secure area is erased when RDP level regression (change from level 1 to 0) occurs</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002130" name="FSCAR_CUR_B" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2">
- <Name>SEC_AREA_START2</Name>
- <Description>Flash Bank 2 secure area start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x100" offset="0x08100000"/>
- </Bit>
- <Bit config="0,2">
- <Name>SEC_AREA_END2</Name>
- <Description>Flash Bank 2 secure area end address. If this address is equal to SEC_AREA_START2, the whole bank 2 is secure protected.If this address is lower than SEC_AREA_START2, no protection is set on bank 2.</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>R</Access>
- <Equation multiplier="0x100" offset="0x081000FF"/>
- </Bit>
- <Bit config="0,2">
- <Name>DMES2</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">Flash Bank 2 secure area is kept when RDP level regression (change from level 1 to 0) occurs</Val>
- <Val value="0x1">Flash Bank 2 secure area is erased when RDP level regression (change from level 1 to 0) occurs</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002134" name="FSCAR_PRG_B" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2">
- <Name>SEC_AREA_START2</Name>
- <Description>Flash Bank 2 secure area start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x100" offset="0x08100000"/>
- </Bit>
- <Bit config="0,2">
- <Name>SEC_AREA_END2</Name>
- <Description>Flash Bank 2 secure area end address. If this address is equal to SEC_AREA_START2, the whole bank 2 is secure protected.If this address is lower than SEC_AREA_START2, no protection is set on bank 2.</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0xC</BitWidth>
- <Access>W</Access>
- <Equation multiplier="0x100" offset="0x081000FF"/>
- </Bit>
- <Bit config="0,2">
- <Name>DMES2</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">Flash Bank 2 secure area is kept when RDP level regression (change from level 1 to 0) occurs</Val>
- <Val value="0x1">Flash Bank 2 secure area is erased when RDP level regression (change from level 1 to 0) occurs</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>DTCM RAM Protection</Name>
- <Field>
- <Parameters address="0x5200201C" name="FOPTSR_CUR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>ST_RAM_SIZE</Name>
- <Description/>
- <BitOffset>0x13</BitOffset>
- <BitWidth>0x2</BitWidth>
- <Access>R</Access>
- <Values>
- <Val value="0x0">2 KB</Val>
- <Val value="0x1">4 KB</Val>
- <Val value="0x2">8 KB</Val>
- <Val value="0x3">16 KB</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002020" name="FOPTSR_PRG" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>ST_RAM_SIZE</Name>
- <Description/>
- <BitOffset>0x13</BitOffset>
- <BitWidth>0x2</BitWidth>
- <Access>W</Access>
- <Values>
- <Val value="0x0">2 KB</Val>
- <Val value="0x1">4 KB</Val>
- <Val value="0x2">8 KB</Val>
- <Val value="0x3">16 KB</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection</Name>
- <Field>
- <Parameters address="0x52002038" name="FWPSN_CUR_A" size="0x4"/>
- <AssignedBits>
- <Bit config="0,1,2,3">
- <Name>nWRP0</Name>
- <Description/>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>R</Access>
- <Values ByBit="true">
- <Val value="0x0">Write protection active on this sector</Val>
- <Val value="0x1">Write protection not active on this sector</Val>
- </Values>
- </Bit>
- <Bit config="4,5,6,7">
- <Name>nWRP0</Name>
- <Description/>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>R</Access>
- <Values ByBit="true">
- <Val value="0x0">Write protection active on this sector</Val>
- <Val value="0x1">Write protection not active on this sector</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x5200203C" name="FWPSN_PRG_A" size="0x4"/>
- <AssignedBits>
- <Bit config="0,1,2,3">
- <Name>nWRP0</Name>
- <Description/>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>W</Access>
- <Values ByBit="true">
- <Val value="0x0">Write protection active on this sector</Val>
- <Val value="0x1">Write protection not active on this sector</Val>
- </Values>
- </Bit>
- <Bit config="4,5,6,7">
- <Name>nWRP0</Name>
- <Description/>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>W</Access>
- <Values ByBit="true">
- <Val value="0x0">Write protection active on this sector</Val>
- <Val value="0x1">Write protection not active on this sector</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x52002138" name="FWPSN_CUR_B" size="0x4"/>
- <AssignedBits>
- <Bit config="0,1,2,3">
- <Name>nWRP8</Name>
- <Description/>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>R</Access>
- <Values ByBit="true">
- <Val value="0x0">Write protection active on this sector</Val>
- <Val value="0x1">Write protection not active on this sector</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x5200213C" name="FWPSN_PRG_B" size="0x4"/>
- <AssignedBits>
- <Bit config="0,1,2,3">
- <Name>nWRP8</Name>
- <Description/>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>W</Access>
- <Values ByBit="true">
- <Val value="0x0">Write protection active on this sector</Val>
- <Val value="0x1">Write protection not active on this sector</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- </Peripheral>
- </Peripherals>
- </Device>
- </Root>
|