| 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352 |
- <?xml version="1.0" encoding="UTF-8"?>
- <Root xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="SCHVerif.xsd">
- <Device>
- <DeviceID>0x470</DeviceID>
- <Vendor>STMicroelectronics</Vendor>
- <Type>MCU</Type>
- <CPU>Cortex-M4</CPU>
- <Name>STM32L4Rxxx/STM32L4Sxxx</Name>
- <Series>STM32L4</Series>
- <Description>ARM 32-bit Cortex-M4 based device</Description>
- <Configurations>
- <!-- JTAG_SWD Interface -->
- <Interface name="JTAG_SWD">
- <Configuration number="0x0">
- <flashSize> <!-- 2M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x800"/> </flashSize>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x1">
- <flashSize> <!-- 2M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x800"/> </flashSize>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x2">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x0"> <ReadRegister address="0x40022020" mask="0x200000" value="0x0"/> </DB1M>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x3">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x1"> <ReadRegister address="0x40022020" mask="0x200000" value="0x200000"/> </DB1M>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x4">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x1"> <ReadRegister address="0x40022020" mask="0x200000" value="0x200000"/> </DB1M>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x5">
- <flashSize> <!-- 1M --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x0"> <ReadRegister address="0x40022020" mask="0x200000" value="0x0"/> </DB1M>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x6">
- <flashSize> <!-- 512K --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x0"> <ReadRegister address="0x40022020" mask="0x200000" value="0x0"/> </DB1M>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x7">
- <flashSize> <!-- 512K --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x0"> <ReadRegister address="0x40022020" mask="0x200000" value="0x0"/> </DB1M>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x8">
- <flashSize> <!-- 512K --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x1"> <ReadRegister address="0x40022020" mask="0x200000" value="0x200000"/> </DB1M>
- <DBANK reference="0x1"> <ReadRegister address="0x40022020" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0x9">
- <flashSize> <!-- 512K --><ReadRegister address="0x1FFF75E0" mask="0xFFFF" value="0x400"/> </flashSize>
- <DB1M reference="0x1"> <ReadRegister address="0x40022020" mask="0x200000" value="0x200000"/> </DB1M>
- <DBANK reference="0x0"> <ReadRegister address="0x40022020" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0xA">
- <dummy> <ReadRegister address="0x20000000" mask="0" value="0"/> </dummy>
- </Configuration>
- </Interface>
- <!-- Bootloader Interface -->
- <Interface name="Bootloader">
- <Configuration number="0x0">
- <DBANK reference="0x0"> <ReadRegister address="0x1FF00000" mask="0x400000" value="0x0"/> </DBANK>
- </Configuration>
- <Configuration number="0x1">
- <DBANK reference="0x1"> <ReadRegister address="0x1FF00000" mask="0x400000" value="0x400000"/> </DBANK>
- </Configuration>
- <Configuration number="0xA">
- <dummy> <ReadRegister address="0x1FF00000" mask="0" value="0"/> </dummy>
- </Configuration>
- </Interface>
- </Configurations>
- <!-- Peripherals -->
- <Peripherals>
- <!-- Embedded SRAM -->
- <Peripheral>
- <Name>Embedded SRAM</Name>
- <Type>Storage</Type>
- <Description/>
- <ErasedValue>0x00</ErasedValue>
- <Access>RWE</Access>
- <!-- 96 KB -->
- <Configuration>
- <Parameters address="0x20000000" name="SRAM" size="0x30000"/>
- <Description/>
- <Organization>Single</Organization>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x20000000" name="SRAM" occurence="0x1" size="0x30000"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- Embedded Flash -->
- <Peripheral>
- <Name>Embedded Flash</Name>
- <Type>Storage</Type>
- <Description>The Flash memory interface manages CPU AHB I-Code and D-Code accesses to the Flash memory. It implements the erase and program Flash memory operations and the read and write protection mechanisms</Description>
- <ErasedValue>0xFF</ErasedValue>
- <Access>RWE</Access>
- <FlashSize address="0x1FFF75E0" default="0x200000"/>
- <DBGMCU_CR address="0xE0042004" mask="0x007"/>
- <DBGMCU_APB1_FZ address="0xE0042008" mask="0x1800"/>
- <Configuration config="0,2,3,6,9"> <!-- 2MB Single Bank -->
- <Parameters address="0x08000000" name=" 2 Mbyte Embedded Flash" size="0x200000"/>
- <Description/>
- <Organization>Single</Organization>
- <Allignement>0x8</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x08000000" name="sector0" occurence="0x100" size="0x2000"/>
- </Field>
- </Bank>
- </Configuration>
- <Configuration config="1,4,5,7,8"> <!-- 2MB dual Bank -->
- <Parameters address="0x08000000" name=" 2 Mbyte Embedded Flash" size="0x200000"/>
- <Description/>
- <Organization>Dual</Organization>
- <Allignement>0x8</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x08000000" name="sector0" occurence="0x100" size="0x1000"/>
- </Field>
- </Bank>
- <Bank name="Bank 2">
- <Field>
- <Parameters address="0x08100000" name="sector256" occurence="0x100" size="0x1000"/>
- </Field>
- </Bank>
- </Configuration>
- <Configuration config="2"> <!-- 2MB dual Bank -->
- <Parameters address="0x08000000" name=" 2 Mbyte Embedded Flash" size="0x200000"/>
- <Description/>
- <Organization>Dual</Organization>
- <Allignement>0x8</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x08000000" name="sector0" occurence="0x100" size="0x2000"/>
- </Field>
- </Bank>
- <Bank name="Bank 2">
- <Field>
- <Parameters address="0x08100000" name="sector256" occurence="0x100" size="0x2000"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- OTP -->
- <Peripheral>
- <Name>OTP</Name>
- <Type>Storage</Type>
- <Description>The Data OTP memory block. It contains the one time programmable bits.</Description>
- <ErasedValue>0xFF</ErasedValue>
- <Access>RW</Access>
- <!-- 1 KBytes single bank -->
- <Configuration>
- <Parameters address="0x1FFF7000" name=" 1 KBytes Data OTP" size="0x400"/>
- <Description/>
- <Organization>Single</Organization>
- <Allignement>0x4</Allignement>
- <Bank name="OTP">
- <Field>
- <Parameters address="0x1FFF7000" name="OTP" occurence="0x1" size="0x400"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- Mirror Option Bytes -->
- <Peripheral>
- <Name>MirrorOptionBytes</Name>
- <Type>Storage</Type>
- <Description>Mirror Option Bytes contains the extra area.</Description>
- <ErasedValue>0xFF</ErasedValue>
- <Access>RW</Access>
- <!-- 64 Bytes Dual bank -->
- <Configuration>
- <Parameters address="0x1FFF7800" name=" 64 Bytes Data MirrorOptionBytes" size="0x40"/>
- <Description/>
- <Organization>Dual</Organization>
- <Allignement>0x4</Allignement>
- <Bank name="Bank 1">
- <Field>
- <Parameters address="0x1FF00000" name="Bank1" occurence="0x1" size="0x24"/>
- </Field>
- </Bank>
- <Bank name="Bank 2">
- <Field>
- <Parameters address="0x1FF01008" name="Bank2" occurence="0x1" size="0x1C"/>
- </Field>
- </Bank>
- </Configuration>
- </Peripheral>
- <!-- Option Bytes -->
- <Peripheral>
- <Name>Option Bytes</Name>
- <Type>Configuration</Type>
- <Description/>
- <Access>RW</Access>
- <Bank interface="JTAG_SWD">
- <Parameters address="0x40022020" name="Bank 1" size="0x14"/>
- <Category>
- <Name>Read Out Protection</Name>
- <Field>
- <Parameters address="0x40022020" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>RDP</Name>
- <Description>Read protection option byte. The read protection is used to protect the software code stored in Flash memory.</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0xAA">Level 0, no protection</Val>
- <Val value="0xBB">or any value other than 0xAA and 0xCC: Level 1, read protection</Val>
- <Val value="0xCC">Level 2, chip protection</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>BOR Level</Name>
- <Field>
- <Parameters address="0x40022020" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>BOR_LEV</Name>
- <Description>These bits contain the supply level threshold that activates/releases the reset. They can be written to program a new BOR level value into Flash memory</Description>
- <BitOffset>0x8</BitOffset>
- <BitWidth>0x3</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOR Level 0, reset level threshold is around 1.7 V</Val>
- <Val value="0x1">BOR Level 1, reset level threshold is around 2.0 V</Val>
- <Val value="0x2">BOR Level 2, reset level threshold is around 2.2 V</Val>
- <Val value="0x3">BOR Level 3, reset level threshold is around 2.5 V</Val>
- <Val value="0x4">BOR Level 4, reset level threshold is around 2.8 V</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>User Configuration</Name>
- <Field>
- <Parameters address="0x40022020" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>nRST_STOP</Name>
- <Description/>
- <BitOffset>0xC</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering Stop mode</Val>
- <Val value="0x1">No reset generated when entering Stop mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nRST_STDBY</Name>
- <Description/>
- <BitOffset>0xD</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering Standby mode</Val>
- <Val value="0x1">No reset generated when entering Standby mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nRST_SHDW</Name>
- <Description/>
- <BitOffset>0xE</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering the Shutdown mode</Val>
- <Val value="0x1">No reset generated when entering the Shutdown mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_SW</Name>
- <Description/>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Hardware independant watchdog</Val>
- <Val value="0x1">Software independant watchdog</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_STOP</Name>
- <Description/>
- <BitOffset>0x11</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Freeze IWDG counter in stop mode</Val>
- <Val value="0x1">IWDG counter active in stop mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_STDBY</Name>
- <Description/>
- <BitOffset>0x12</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Freeze IWDG counter in standby mode</Val>
- <Val value="0x1">IWDG counter active in standby mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>WWDG_SW</Name>
- <Description/>
- <BitOffset>0x13</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Hardware window watchdog</Val>
- <Val value="0x1">Software window watchdog</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>BFB2</Name>
- <Description/>
- <BitOffset>0x14</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Dual-bank boot disable</Val>
- <Val value="0x1">Dual-bank boot enable</Val>
- </Values>
- </Bit>
- <Bit config="2,3,4,5,6,7,8,9,10">
- <Name>DB1M</Name>
- <Description>Dual-Bank on 1 MB Flash or 512 KB Flash memory devices</Description>
- <BitOffset>0x15</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">1 MB or 512 Kb single Flash: contiguous address in bank1</Val>
- <Val value="0x1">1 MB or 512 Kb dual-bank Flash with contiguous addresses. When DB1M is set, a hard Fault is generated when the requested address goes over 1 MB or 512 Kb.</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>DBANK</Name>
- <Description>This bit can only be written when PCROPA/B is disabled</Description>
- <BitOffset>0x16</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Single bank mode with 128 bits data read width</Val>
- <Val value="0x1">Dual bank mode with 64 bits data</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nBOOT1</Name>
- <Description>This bit selects the boot mode only when BOOT0=1. If BOOT0 = 0, boot from system memory when nSWBOOT0=1 and main flash is empty,otherwise, boot from main flash memory.</Description>
- <BitOffset>0x17</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Boot from embedded SRAM1 when BOOT0=1</Val>
- <Val value="0x1">Boot from system memory when BOOT0=1</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>SRAM2_PE</Name>
- <Description>SRAM2 parity check enable</Description>
- <BitOffset>0x18</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">SRAM2 parity check enable</Val>
- <Val value="0x1">SRAM2 parity check disable</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>SRAM2_RST</Name>
- <Description>SRAM2 Erase when system reset</Description>
- <BitOffset>0x19</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">SRAM2 erased when a system reset occurs</Val>
- <Val value="0x1">SRAM2 is not erased when a system reset occurs</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nSWBOOT0</Name>
- <Description>Software BOOT0</Description>
- <BitOffset>0x1A</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOOT0 taken from the option bit nBOOT0</Val>
- <Val value="0x1">BOOT0 taken from PH3/BOOT0 pin</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nBOOT0</Name>
- <Description>This option bit sets the BOOT0 value only when nSWBOOT0=0</Description>
- <BitOffset>0x1B</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOOT0 = 1, boot memory depends on nBOOT1 value</Val>
- <Val value="0x1">BOOT0 = 0, boot from system memory when nSWBOOT0=1 and main flash is empty,otherwise, boot from main flash memory</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>PCROP Protection (Bank 1)</Name>
- <Field>
- <Parameters address="0x40022024" name="FLASH_PCROP1SR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,3,6,9,10">
- <Name>PCROP1_STRT</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>PCROP1_STRT</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x40022028" name="FLASH_PCROP1ER" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,3,6,9,10">
- <Name>PCROP1_END</Name>
- <Description>Flash Bank 1 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>PCROP1_END</Name>
- <Description>Flash Bank 1 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08000000"/>
- </Bit>
- <Bit>
- <Name>PCROP_RDP</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">PCROP zone is kept when RDP is decreased</Val>
- <Val value="0x1">PCROP zone is erased when RDP is decreased</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection (Bank 1)</Name>
- <Field>
- <Parameters address="0x4002202C" name="FLASH_WRP1AR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,3,6,9,10">
- <Name>WRP1A_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>WRP1A_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- <Bit config="0,2,3,6,9,10">
- <Name>WRP1A_END</Name>
- <Description>The address of the last page of the Bank 1 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>WRP1A_END</Name>
- <Description>The address of the last page of the Bank 1 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x40022030" name="FLASH_WRP1BR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,2,3,6,9,10">
- <Name>WRP1B_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>WRP1B_STRT</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- <Bit config="0,2,3,6,9,10">
- <Name>WRP1B_END</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1,4,5,7,8">
- <Name>WRP1B_END</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- <Bank interface="JTAG_SWD">
- <Parameters address="0x40022044" name="Bank 2" size="0x10"/>
- <Category>
- <Name>PCROP Protection (Bank 2)</Name>
- <Field>
- <Parameters address="0x40022044" name="FLASH_PCROP2SR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10"> <!-- 2M whith offset 1M></!-->
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3"> <!-- 1M whith offset 512K></!-->
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08080000"/>
- </Bit>
- <Bit config="6,9"> <!-- 512K whith offset 256K></!-->
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08040000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x40022048" name="FLASH_PCROP2ER" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08080000"/>
- </Bit>
- <Bit config="6,9">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08040000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection (Bank 2)</Name>
- <Field>
- <Parameters address="0x4002204C" name="FLASH_WRP2AR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08080000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08040000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08080000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08040000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x40022050" name="FLASH_WRP2BR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08080000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08040000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="2,3">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08080000"/>
- </Bit>
- <Bit config="6,9">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08040000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="4,5">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08080000"/>
- </Bit>
- <Bit config="7,8">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08040000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- <Bank interface="Bootloader">
- <Parameters address="0x1FF00000" name="Bank 1" size="0x24"/>
- <Category>
- <Name>Read Out Protection</Name>
- <Field>
- <Parameters address="0x1FF00000" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>RDP</Name>
- <Description>Read protection option byte. The read protection is used to protect the software code stored in Flash memory.</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0xAA">Level 0, no protection</Val>
- <Val value="0xBB">or any value other than 0xAA and 0xCC: Level 1, read protection</Val>
- <Val value="0xCC">Level 2, chip protection</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>BOR Level</Name>
- <Field>
- <Parameters address="0x1FF00000" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>BOR_LEV</Name>
- <Description>These bits contain the supply level threshold that activates/releases the reset. They can be written to program a new BOR level value into Flash memory</Description>
- <BitOffset>0x8</BitOffset>
- <BitWidth>0x3</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOR Level 0, reset level threshold is around 1.7 V</Val>
- <Val value="0x1">BOR Level 1, reset level threshold is around 2.0 V</Val>
- <Val value="0x2">BOR Level 2, reset level threshold is around 2.2 V</Val>
- <Val value="0x3">BOR Level 3, reset level threshold is around 2.5 V</Val>
- <Val value="0x4">BOR Level 4, reset level threshold is around 2.8 V</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>User Configuration</Name>
- <Field>
- <Parameters address="0x1FF00000" name="FLASH_OPTR" size="0x4"/>
- <AssignedBits>
- <Bit>
- <Name>nRST_STOP</Name>
- <Description/>
- <BitOffset>0xC</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering Stop mode</Val>
- <Val value="0x1">No reset generated</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nRST_STDBY</Name>
- <Description/>
- <BitOffset>0xD</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering Standby mode</Val>
- <Val value="0x1">No reset generated</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nRST_SHDW</Name>
- <Description/>
- <BitOffset>0xE</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Reset generated when entering the Shutdown mode</Val>
- <Val value="0x1">No reset generated when entering the Shutdown mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_SW</Name>
- <Description/>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Hardware independant watchdog</Val>
- <Val value="0x1">Software independant watchdog</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_STOP</Name>
- <Description/>
- <BitOffset>0x11</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Freeze IWDG counter in stop mode</Val>
- <Val value="0x1">IWDG counter active in stop mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>IWDG_STDBY</Name>
- <Description/>
- <BitOffset>0x12</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Freeze IWDG counter in standby mode</Val>
- <Val value="0x1">IWDG counter active in standby mode</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>WWDG_SW</Name>
- <Description/>
- <BitOffset>0x13</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Hardware window watchdog</Val>
- <Val value="0x1">Software window watchdog</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>BFB2</Name>
- <Description/>
- <BitOffset>0x14</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Dual-bank boot disable</Val>
- <Val value="0x1">Dual-bank boot enable</Val>
- </Values>
- </Bit>
- <Bit config="10">
- <Name>DB1M</Name>
- <Description>Dual-Bank on 1 MB Flash or 512 KB Flash memory devices</Description>
- <BitOffset>0x15</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">1 MB or 512 Kb single Flash: contiguous address in bank1</Val>
- <Val value="0x1">1 MB or 512 Kb dual-bank Flash with contiguous addresses. When DB1M is set, a hard Fault is generated when the requested address goes over 1 MB or 512 Kb.</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>DBANK</Name>
- <Description>This bit can only be written when PCROPA/B is disabled.</Description>
- <BitOffset>0x16</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Single bank mode with 128 bits data read width</Val>
- <Val value="0x1">Dual bank mode with 64 bits data</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nBOOT1</Name>
- <Description/>
- <BitOffset>0x17</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">Boot from Flash if BOOT0 = 0, otherwise Embedded SRAM1</Val>
- <Val value="0x1">Boot from Flash if BOOT0 = 0, otherwise system memory</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>SRAM2_PE</Name>
- <Description/>
- <BitOffset>0x18</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">SRAM2 parity check enable</Val>
- <Val value="0x1">SRAM2 parity check disable</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>SRAM2_RST</Name>
- <Description/>
- <BitOffset>0x19</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">SRAM2 erased when a system reset occurs</Val>
- <Val value="0x1">SRAM2 is not erased when a system reset occurs</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nSWBOOT0</Name>
- <Description>Software BOOT0</Description>
- <BitOffset>0x1A</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOOT0 taken from the option bit nBOOT0</Val>
- <Val value="0x1">BOOT0 taken from PH3/BOOT0 pin</Val>
- </Values>
- </Bit>
- <Bit>
- <Name>nBOOT0</Name>
- <Description>This option bit sets the BOOT0 value only when nSWBOOT0=0</Description>
- <BitOffset>0x1B</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">BOOT0 = 1, boot memory depends on nBOOT1 value</Val>
- <Val value="0x1">BOOT0 = 0, boot from main flash memory</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>PCROP Protection (Bank 1)</Name>
- <Field>
- <Parameters address="0x1FF00008" name="FLASH_PCROP1SR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP1_STRT</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP1_STRT</Name>
- <Description>Flash Bank 1 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x11</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x1FF00010" name="FLASH_PCROP1ER" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP1_END</Name>
- <Description>Flash Bank 1 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP1_END</Name>
- <Description>Flash Bank 1 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08000000"/>
- </Bit>
- <Bit>
- <Name>PCROP_RDP</Name>
- <Description/>
- <BitOffset>0x1F</BitOffset>
- <BitWidth>0x1</BitWidth>
- <Access>RW</Access>
- <Values>
- <Val value="0x0">PCROP zone is kept when RDP is decreased</Val>
- <Val value="0x1">PCROP zone is erased when RDP is decreased</Val>
- </Values>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection (Bank 1)</Name>
- <Field>
- <Parameters address="0x1FF00018" name="FLASH_WRP1AR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP1A_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP1A_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP1A_END</Name>
- <Description>The address of the last page of the Bank 1 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP1A_END</Name>
- <Description>The address of the last page of the Bank 1 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x1FF00020" name="FLASH_WRP1BR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP1B_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP1B_STRT</Name>
- <Description>The address of the first page of the Bank 1 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP1B_END</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08000000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP1B_END</Name>
- <Description>The address of the last page of the Bank 1 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08000000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- <Bank interface="Bootloader">
- <Parameters address="0x1FF01008" name="Bank 2" size="0x1C"/>
- <Category>
- <Name>PCROP Protection (Bank 2)</Name>
- <Field>
- <Parameters address="0x1FF01008" name="FLASH_PCROP2SR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08100000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP2_STRT</Name>
- <Description>Flash Bank 2 PCROP start address</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08100000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x1FF01010" name="FLASH_PCROP2ER" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x16" offset="0x08100000"/>
- </Bit>
- <Bit config="1">
- <Name>PCROP2_END</Name>
- <Description>Flash Bank 2 PCROP End address. Deactivation of PCROP can be done by enabling PCROP_RDP and changing RDP from level 1 to level 0</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x10</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x8" offset="0x08100000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- <Category>
- <Name>Write Protection (Bank 2)</Name>
- <Field>
- <Parameters address="0x1FF01018" name="FLASH_WRP2AR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2A_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP first area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2A_END</Name>
- <Description>The address of last page of the Bank 2 WRP first area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- </AssignedBits>
- </Field>
- <Field>
- <Parameters address="0x1FF01020" name="FLASH_WRP2BR" size="0x4"/>
- <AssignedBits>
- <Bit config="0,10">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2B_STRT</Name>
- <Description>The address of first page of the Bank 2 WRP second area</Description>
- <BitOffset>0x0</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- <Bit config="0,10">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x2000" offset="0x08100000"/>
- </Bit>
- <Bit config="1">
- <Name>WRP2B_END</Name>
- <Description>The address of last page of the Bank 2 WRP second area</Description>
- <BitOffset>0x10</BitOffset>
- <BitWidth>0x8</BitWidth>
- <Access>RW</Access>
- <Equation multiplier="0x1000" offset="0x08100000"/>
- </Bit>
- </AssignedBits>
- </Field>
- </Category>
- </Bank>
- </Peripheral>
- </Peripherals>
- </Device>
- </Root>
|