|
|
@@ -224,12 +224,43 @@ STATIC mp_uint_t machine_pin_ioctl(mp_obj_t self_in, mp_uint_t request, uintptr_
|
|
|
return MP_STREAM_ERROR;
|
|
|
}
|
|
|
|
|
|
+STATIC void machine_pin_isr_handler(void *arg) {
|
|
|
+ machine_pin_obj_t *self = arg;
|
|
|
+ mp_sched_schedule(self->pin_isr_cb, MP_OBJ_FROM_PTR(self));
|
|
|
+}
|
|
|
+
|
|
|
+// pin.irq(handler=None, trigger=IRQ_FALLING|IRQ_RISING)
|
|
|
+STATIC mp_obj_t machine_pin_irq(size_t n_args, const mp_obj_t *pos_args, mp_map_t *kw_args) {
|
|
|
+ enum { ARG_handler, ARG_trigger, ARG_wake };
|
|
|
+ static const mp_arg_t allowed_args[] = {
|
|
|
+ { MP_QSTR_handler, MP_ARG_OBJ, {.u_obj = mp_const_none} },
|
|
|
+ { MP_QSTR_trigger, MP_ARG_INT, {.u_int = PIN_IRQ_MODE_RISING} },
|
|
|
+ };
|
|
|
+ machine_pin_obj_t *self = MP_OBJ_TO_PTR(pos_args[0]);
|
|
|
+ mp_arg_val_t args[MP_ARRAY_SIZE(allowed_args)];
|
|
|
+ mp_arg_parse_all(n_args - 1, pos_args + 1, kw_args, MP_ARRAY_SIZE(allowed_args), allowed_args, args);
|
|
|
+
|
|
|
+ if (n_args > 1 || kw_args->used != 0) {
|
|
|
+ // configure irq
|
|
|
+ self->pin_isr_cb = args[ARG_handler].u_obj;
|
|
|
+ uint32_t trigger = args[ARG_trigger].u_int;
|
|
|
+
|
|
|
+ rt_pin_mode(self->pin, PIN_MODE_INPUT_PULLUP);
|
|
|
+ rt_pin_attach_irq(self->pin, trigger, machine_pin_isr_handler, (void*)self);
|
|
|
+ rt_pin_irq_enable(self->pin, PIN_IRQ_ENABLE);
|
|
|
+ }
|
|
|
+
|
|
|
+ return mp_const_none;
|
|
|
+}
|
|
|
+STATIC MP_DEFINE_CONST_FUN_OBJ_KW(machine_pin_irq_obj, 1, machine_pin_irq);
|
|
|
+
|
|
|
STATIC const mp_rom_map_elem_t machine_pin_locals_dict_table[] = {
|
|
|
// instance methods
|
|
|
{ MP_ROM_QSTR(MP_QSTR_init), MP_ROM_PTR(&machine_pin_init_obj) },
|
|
|
{ MP_ROM_QSTR(MP_QSTR_value), MP_ROM_PTR(&machine_pin_value_obj) },
|
|
|
{ MP_ROM_QSTR(MP_QSTR_name), MP_ROM_PTR(&machine_pin_name_obj) },
|
|
|
{ MP_ROM_QSTR(MP_QSTR_pin), MP_ROM_PTR(&machine_pin_pin_obj) },
|
|
|
+ { MP_ROM_QSTR(MP_QSTR_irq), MP_ROM_PTR(&machine_pin_irq_obj) },
|
|
|
|
|
|
// class constants
|
|
|
{ MP_ROM_QSTR(MP_QSTR_ALT_OD), MP_ROM_INT(GPIO_MODE_AF_OD) },
|
|
|
@@ -241,9 +272,11 @@ STATIC const mp_rom_map_elem_t machine_pin_locals_dict_table[] = {
|
|
|
{ MP_ROM_QSTR(MP_QSTR_PULL_DOWN), MP_ROM_INT(GPIO_PULLDOWN) },
|
|
|
{ MP_ROM_QSTR(MP_QSTR_PULL_NONE), MP_ROM_INT(GPIO_NOPULL) },
|
|
|
{ MP_ROM_QSTR(MP_QSTR_PULL_UP), MP_ROM_INT(GPIO_PULLUP) },
|
|
|
- { MP_ROM_QSTR(MP_QSTR_IRQ_RISING), MP_ROM_INT(GPIO_MODE_IT_RISING) },
|
|
|
- { MP_ROM_QSTR(MP_QSTR_IRQ_FALLING), MP_ROM_INT(GPIO_MODE_IT_FALLING) },
|
|
|
- { MP_ROM_QSTR(MP_QSTR_IRQ_RISING_FALLING), MP_ROM_INT(GPIO_MODE_IT_RISING_FALLING) },
|
|
|
+ { MP_ROM_QSTR(MP_QSTR_IRQ_RISING), MP_ROM_INT(PIN_IRQ_MODE_RISING) },
|
|
|
+ { MP_ROM_QSTR(MP_QSTR_IRQ_FALLING), MP_ROM_INT(PIN_IRQ_MODE_FALLING) },
|
|
|
+ { MP_ROM_QSTR(MP_QSTR_IRQ_RISING_FALLING), MP_ROM_INT(PIN_IRQ_MODE_RISING_FALLING) },
|
|
|
+ { MP_ROM_QSTR(MP_QSTR_IRQ_LOW_LEVEL), MP_ROM_INT(PIN_IRQ_MODE_LOW_LEVEL) },
|
|
|
+ { MP_ROM_QSTR(MP_QSTR_IRQ_HIGH_LEVEL), MP_ROM_INT(PIN_IRQ_MODE_HIGH_LEVEL) },
|
|
|
};
|
|
|
|
|
|
STATIC MP_DEFINE_CONST_DICT(machine_pin_locals_dict, machine_pin_locals_dict_table);
|