| .. |
|
cachel1_armv7.h
|
8ced160cc8
Core(M): Refactored/aligned L1 Cache Functions
|
6 years ago |
|
cmsis_armcc.h
|
036eae5490
Core(M): Fixed typo in __VECTOR_TABLE_ATTRIBUTE definition (#740)
|
5 years ago |
|
cmsis_armclang.h
|
f9d4b2adad
CMSIS-Core(M): Armv8-M Secure Stack Sealing
|
5 years ago |
|
cmsis_armclang_ltm.h
|
cf5f136765
CMSIS-Core(M): Armv8-M Secure Stack Sealing enhancement.
|
5 years ago |
|
cmsis_compiler.h
|
0c41122493
Add __COMPILER_BARRIER
|
6 years ago |
|
cmsis_gcc.h
|
db8c67326f
Core(M): Fixed minor compiler warnings, removed trailing whitespace.
|
5 years ago |
|
cmsis_iccarm.h
|
614cb834a1
Core(M): #undef IAR standard definition of __WEAK
|
5 years ago |
|
cmsis_version.h
|
9cdc365eb6
Core(M): Enhanced MVE support for Armv8.1-MML
|
6 years ago |
|
core_armv81mml.h
|
185ed11473
Changed ARM_PMU_Get_EVCNTR() function to mask top 16 bits of result so it's guaranteed to work across any Armv8.1-M implementation (not just Cortex-M55)
|
5 years ago |
|
core_armv8mbl.h
|
fa6076b91b
Core(M): Fixed device config checks for missing defines.
|
5 years ago |
|
core_armv8mml.h
|
609db77b37
Added missing register BPIALL to SCB_Type structure.
|
5 years ago |
|
core_cm0.h
|
23a827f191
reworked __NVIC_SetVector(), __NVIC_GetVector() in core CM0, CM0+ include files (#655).
|
6 years ago |
|
core_cm0plus.h
|
23a827f191
reworked __NVIC_SetVector(), __NVIC_GetVector() in core CM0, CM0+ include files (#655).
|
6 years ago |
|
core_cm1.h
|
72210c6831
__NVIC_EnableIRQ compiler barriers
|
6 years ago |
|
core_cm23.h
|
015450301c
Added UDE support to ARM-v8-M header files.
|
6 years ago |
|
core_cm3.h
|
fa6076b91b
Core(M): Fixed device config checks for missing defines.
|
5 years ago |
|
core_cm33.h
|
609db77b37
Added missing register BPIALL to SCB_Type structure.
|
5 years ago |
|
core_cm35p.h
|
609db77b37
Added missing register BPIALL to SCB_Type structure.
|
5 years ago |
|
core_cm4.h
|
fa6076b91b
Core(M): Fixed device config checks for missing defines.
|
5 years ago |
|
core_cm55.h
|
185ed11473
Changed ARM_PMU_Get_EVCNTR() function to mask top 16 bits of result so it's guaranteed to work across any Armv8.1-M implementation (not just Cortex-M55)
|
5 years ago |
|
core_cm7.h
|
64b293382a
corrected comments
|
5 years ago |
|
core_sc000.h
|
fa6076b91b
Core(M): Fixed device config checks for missing defines.
|
5 years ago |
|
core_sc300.h
|
fa6076b91b
Core(M): Fixed device config checks for missing defines.
|
5 years ago |
|
mpu_armv7.h
|
8e7ae0f953
Updated descriptions for ARM_MPU_OrderedMemcpy to point to ARM_MPU_Load and ARM_MPU_LoadEx.
|
5 years ago |
|
mpu_armv8.h
|
8e7ae0f953
Updated descriptions for ARM_MPU_OrderedMemcpy to point to ARM_MPU_Load and ARM_MPU_LoadEx.
|
5 years ago |
|
pmu_armv8.h
|
185ed11473
Changed ARM_PMU_Get_EVCNTR() function to mask top 16 bits of result so it's guaranteed to work across any Armv8.1-M implementation (not just Cortex-M55)
|
5 years ago |
|
tz_context.h
|
18cc96dc71
Updating company brand
|
8 years ago |
Edmund Player
8e7ae0f953
Updated descriptions for ARM_MPU_OrderedMemcpy to point to ARM_MPU_Load and ARM_MPU_LoadEx.